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AN IMPROVED SWITCHING CONVERTER MODEL
ABSTRACT
The nonlinear modeling and analysis of do-dc converters
in the continuous mode and discontinuous mode has been done by
averaging and discrete-sampling techniques. The averaging
technique is simple to use and averages the output voltage.
The discrete technique is very complex and cumbersome, but
accurately predicts the envelope of the output voltage. A new
model is developed by combining the aforementioned techniques.
This new model, the discrete-average model, accurately predicts
the envelope of the output voltage and is easy to implement in
circuit and state variable forms.
The major points of this dissertation are as follows:
1. The proposed model is shown to be dependent on the
type of duty cycle control.
2. The proper selection of the power stage model, between
average and disci;?te-average, is largely a function
of the error processor in the feedback loop.
3. The accuracy of the measurement data taken by a con-
ventional technique is affected by the conditions at
which the data is collected.
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Chapter I
MODELING TECHNIQUES FOR DC-DC SWITCHING
CONVERTERS
1.1 INTRODUCTION
A switching regulator consists of an input filter, power
switches and an output filter.	 The power switch and the
output filter can be assembled to form a large number of
configurations, with the input filter being common to all.
Three basic configurations are illustrated in Fig, 1.1.1; Buck,
Boost and Buck/Boost.	 The operation of these switching re-
gulators is nonlinear and discrete; however, 	 it can be
represented by a cyclic change of power stage topologies.
For the continuous current mode, 	 there are two topologies;
one for the transistor (switch) on-time interval, and one
for the off-time interval. Each interval can be represented
by state equations as shown below, during the on-time inter-
val
x = A lx + Blu
(1.1.1)
Y = Clx
and during the off-time interval
x = A qx + B2u
(1.1.2)
y = C 2 .
1
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Figure 1.1.1. DC-DC converter with 3 basic power stage
configurations.
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For the buck and boost converters, the state variables
are
i
x =	
L	 (1.1.3)
V
c
where iL
 is the energy-storage inductor current and v c is
the output filter capacitor voltage. For the buck/boost
converter,
x =	 (1.1.4)
V
c
where
	
is the flux in the two-winding energy storage induc-
tor and vc
 is the same as previously stated.
The power stage analysis is linear for each interval;
however, for the complete operational cycle, it becomes a
piecewise linear problem. The on-time or off-time of one
interval will vary from cycle to cycle, further complicating
the analysis. Modeling and analysis of t`ie nonlinear,
time-varying do-dc power converter has been achieved through
various approaches.
Modeling techniques for do-dc switching converters can be
divided into 2 general categories, numerical (universal) and analytic
(mathematical) techniques [1,21.	 In analytic techniques, a closed
form expression representing the operation of a do-dc converter is
.	 ,
r-
ohtained, enabling a qualitative analysis to be performed
I	 [1].	 The numerical techniques use various algorithms to
produce an accurate quantitative result. However, simple
relations among the system parameters are not easily obtai-
nable.
1.2 NUMERICAL MODELING TECHNIQUES
Numerical modeling techniques can be divided into 3
groups. The analog computer has been used to analyze the
system using the circuit equations and the classical tools
of control theory [1,2]. CSMP (Continuous System Modeling
Program) simulates the functions of an analog computer and
versions of it exist on IBM computer 1130 and 360/370 [3].
These two methods provide a useful verification of a system
design and analysis.
Other programs use topogically based routines which are
highly flexible with respect to circuit modifications. IMAG
III is a program that uses French or English input data for
initial conditions and can perform transient, ac and sensi-
tivity analyses on a nonlinear analog circuit [4]. ECAP
(Electronic Circuit Analysis Program) is used as an aid to
electric circuit designers in solving some of their problems
[5].	 It performs dc, ac or transient analyses of electric
networks.	 These techniques allow a simulation of a circuit
5using a digital computer rather than laboratory experimenta-
tion.
Lee and Yu [6) developed a computer based analysis that em-
ploys a discrete time domain technique to derive a recurrent
time domain equation that characterizes the converter behav-
ior exactly. This model can be used to study large signal
behavior and small signal performance.
In the method of Iwens, Yu and Triner [71, state variable
representation is used to derive an accurate, discrete con-
verter model. This is numerically solved and linearized u3-
ing various numerical techniques and derivative approxima-
tions.	 The method was applied to analyze a Buck converter
in the continuous current mode. This approach was general-
ized to include all types of power stages, duty cycle cont-
rollers operating in continuous or discontinuous inductor
current mode by Lee, Iwens, Yu and Triner [7,8,9).
All of these methods possess one or more of the following
advantages:
1. Accuracy
2. Universality
3. Applicable when no equivalent model exists
4. Ease of use
However, due to the nonlinear, t 1 me varying nature of the
system, existing circuit analysis programs are time consum-
,M
C
0.
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ing and therefore expensive. Even though, the above methods
do provide a good design check, physical relationships in
the system are not perceivable due to the numerical nature
of the methods, consequently little design insight can be
gained.
1.3 ANALYTIC MODELING TECHNIQUES
Analytic techniques can be divided into 2 different sys-
tem descriptions, discrete and continuous. The discrete
system description makes no simplifying assumption on the
basis of converter application. This description could be
used in any application where the linearization of a period-
ically changing structure is sought. Prajoux et. al. [10]
presented an approach capable of accurately describing any
multistructural nonlinear system by a linearized discrete
time domain model.	 It was applied to modeling a boost con-
verter operating in the continuous current mode. Capel et.
al. applied this to multiloop buck and boost regulators in
both types of conduction in computer aided analysis [111.
Lee, Yu and Triner [12] extended this analysis to the three
types of converters:	 buck, boost and buck/boost operating
in continuous and discontinuous current modes.	 This method
is accurate, but very complicated. 	 The analysis is limited
to the duty cycle to output voltage transfer function, con-
7
l
taining only one parasitic loss--the output filter capacitor
ESR.	 A complete system description cannot be determined
without the other input to output transfer functions. 	 The
derived expressions are complex and cumbersome, which im-
pedes its practical usefulness and the physical insight into
the system operation is not easily obtainable.
Continuous descriptions make simplifying assumptions in-
herent to switching converters. Thus, the modeling proce-
dure and mathematical results are greatly simplified, but
are not as accurate as the discrete descriptions. A con-
verter design requirement is that the output voltage ripple
is small. The output filter mentioned previously in section
1.1 is a low-pass filter. Its corner frequency is very much
lower than the switching frequency. Using this, 1st and 2nd
order approximations for the state transition matrices det-
ermined from equations (1.1.1) and (1.1.2) and linear cur-
rent waveforms are justified. 	 Robin-Jouan [1,21 uses the
lst order approximation for the state transition matrix and
Owen et al. 11,2,13 )use the 2nd order approximation. 	 In
the latter method more complicated expressions are derived,
from which little physical insight can be obtained.	 These
methods are accurate but they are complex in nature.
Other continuous techniques use a state space averaging
approach. Prajoux et al. (1,2] developed a continuous meth-
4t
r
8
i
,
od that expressed the output in terms of the input and the
average inductor current injected into the output. The DERA
method [21 is also based upon the perturbed average current
injected into the output, but permits a direct establishment
of the small signal model. These two methods are limited to
a block diagram, transfer function analysis which gives lit-
tle physical insight.
An important continuous analytic technique is the averag-
ing technique by Wester and Middlebrook [141. It is easy to
implement and gives physical insight into the operation of a
switching converter. Through circuit manipulation, analyti-
i
cal expressions were derived to determine the frequency res-
f 
ponse to duty cycle modulation. Middlebrook and Cuk in
[15,16) modified the technique to average the state space
descriptions over a complete cycle. A canonical circuit mo-
del with a fixed topology was proposed, that preserved the
input-output characteristics of the do-dc converters. Wong
et al. [17) used the technique to analyze a complete func-
tional electrical power system. The model included transis-
tor switching and saturation losses, diode switching and
forward drop losses, winding losses and capacitor ESR liss-
es. Polivka et al. [18] examined the effect of saturation,
forward drop, winding and ESR losses, including the storage
time modulation effect.	 Recently, Brown and Middlebrook
r
M ,
i[ r
I i E9
1191 have developed a new modeling approach combining the
average and discrete-sampling techniques.	 This model did
not treat the duty cycle ratio as a smooth, slowly time-var-
in wave, but as a waveform of discretey g pulses. The PWM
modeling is capable of predicting high frequency instability
and oscillation at the subharmonics of the switching fre-
quency.
	
The power stage model, however, was still based on
the average model.
Even though state space averaging possesses a very conve-
nient, continuous time-invariant form and has been applied
successfully in many applications, the model accuracy degen-
-rates rapidly as the frequencies of interest approach one
half the fundamental frequency of the converters.
1.4 THE NEED FOR AN IMPROVED POWER STAGE MODEL
With the introduction of high gain-bandwidth, high per-
formance do-dc converters, employing multi-loop control
schemes comes the need for an improved model that accurately
describes the modulation frequency response up to one half
of the switching frequency. Numerical techniques are accu-
rate but give little physical insight into system operation.
Continuous analytic techniques are generally easy to imple-
ment, but are inaccurate as the frequencies of interest ap-
proach one half the fundamental switching frequency. On the
e	 1	 f /.
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other hand, discrete analytic techniques are accurate, but
are very complex and the expressions are cumbersome.
The objective of this paper is to derive a power stage
model, that is easy to implement, gives physical insight
into system operation, preserves input-output and state va-
riable relationships and is accurate as the modulation fre-
quency approaches one-half of the switching frequency. In
order to do this, a continuous and discrete technique are
combined.	 From the modeling techniques that have been dis-
cussed, two viable techniques are chosen.
These are the (Prajoux) discrete im pulse response method
as developed by Lee, Yu and Triner [12] and state space av-
eraging by Wester and Middlebrook [141 and Middlebrook and
Cuk [15].	 These two techniques model the system using a
closed form expression. Modeling and analysis of the three
basic do-dc converter power stages have been achieved
through these methods.
A -:omparison is made between the average model and the
discrete impulse response model, particularly in the high
modulation frequency (up to one half the switching frequen-
cy). Pinpointing the differences and accounting for them
leads to the development of a new and improved model - the
discrete-average model. This model possesses the advantages
of each of the two techniques - easy to use, accurate to one
11
half of the switching frequency. Basically, this new molt:
uses the averaged state space from the averaging technique
and determines the output by a discrete sample.
r	
R
Chapter II
DISCUSSION OF THE AVERAGE AND DISCRETE
TECHNIQUES
In order to make an evaluation and comparison, a review
of each technique will be done. The discrete impulse res-
ponse technique and the averaging technique are described in
detail in references [12) and [15), respectively. The pur-
pose of this chapter is to review each technique, presenting
the assumptions for each method as they are applied.
2.1 AVERAGE MODEL
For the averaging technique each interval ii, the cyc' Q is
described by its state space representation. In general,
the on--time interval is repLesented by
x = A j x + blvl
(2.1.1)
v0 = clx.
and the off-time interval by
x = AZ
 + b2vl
(2.1.2)
v0 = c2x.
12
c
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The representationE are averaged to give a single period re-
presentation, as shown below
x = [dA 1 + d'A 2 ]x + [db I + d'b2IVI
(2.1.3)
v0 = [dc 1 + d'c 2 ] x
To s:.udy the small-signal behavior, the time varying sys-
tem described in (2.1.3) can be linearized using perturba-
tion techniques. Introducing variations in the line voltage
and duty cycle ratio by the following substitutions:
v I
	VI + VI.
d	 D+d,
d' = D' -
will cause perturbations in the state and output, as shown
below.
X = X + X
v0
 = VD + v0
This results in the foll(-wing average model:
x = AX +bV I + Ax + by I
+ {[A 1-A 2 ]X+[b 1-b 2 IV I }d + 2nd order terms
	
(2.1.4)
`10+v0= cx+cx+(c 1-c 2 )Xd + 2nd order terms
where	 A = DA 1 + DIA,
b = Dbi + Dlb2
c = Dc )
 + D1 c2
X = -A-1bVI
VO = -cA-1bVI
The ac model is:
x = Ax+bv I +{(A 1-A 2X+(b l -
v0 = cx+(cl-c2)Xd.
The transfer functions
transformation of (2.1.7
sx(c) =Ax{s)+bv I
 (s)+
i
{
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Assuming that departures of the states from their corres-
ponding steady state values are small compared to the steady
state values themselves allows the 2nd order terms in
(2.1.4) to be neglected. The average model in its final
form is shown below. The do model is:
0 - AX + b VI
(2.1.5)
V0
 = cX
The do operating point cin be determined by solving for X in
2.1.5a and substituting into 2.1.5b; the following results
are obtained.
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v0 (s) -cx(s)+(c I-c 2 )Xd(s)	 (2.1.8b)
solving 2.1.8a for x(s)
x(s) - (sI-A] -1 [bv I ( s) + [(A1-A2)X+(bl-
b 2 )V I ]d(s)	 (2.1.9)
and substituting into (2.1.8b) and addin g like coefficients
v0 (s) - c[sT-A] -1bvl (s)	 (2.1.10)
+{c (sI-A) I -1 ((ACA 2 ) X+(b 1 -b 2 ) V`]
+(C I- c  2 ) X}d (s) ,
from which the following transfer functions can be obtained.
vO(S)	
-1
--- - c(sI-A] b
v I (s)	 (2.1.11)
vO (S)	 -1
= c(sI-A)	 ((A -A +(b - b V ]
d (s)
	
	
1	 2—X
	1	 2 I
	 (2.1.12)
+(cl-c2)X
A block diagram of the averaging technique for a do-dc con-
verter is shown in Fig.2J.1.
A canonical equivalent circuit model was determined 1151
for power converters, by putting the above state equations
(2.1.7) into a circuit realizable form. This canonical cir-
cuit model preserves the input/output properties of the ori-
ginal circuit in the small signal sense. However, the ori-
ginal properties of state variable-induction current was
lost in the canonical equivalent circuit representation.
fj^
.	 VI
A
d
Vo
PIC
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Figure 2.1.1: Block Diagram of the Average Model
Note that this is the average model for a do-dc converter
operating in the continuous current mode (mode 1). A dis-
cussion of the average model for a converter in the discon-
tinuous current mode (mode 2) will follow in chapter VII,
2.2 EXTENDED AVERAGE MODEL
The power stage model presented in the previous section
has two inputs (input votige and duty cycle ratio) and one
output (output voltage). The purpose of this section is to
extend the average model to include the load disturbance as
another input and the inductor current (mmf) and capacitor
•	 voltage as additional outputs.
'F
During TON , the state equations for each of the convert-
ers are expressed by:
x = AL
 + bvl v, d + b il io	 (2.2.1)
where io
 is the load disturbance, represented by a current
injected into the output node.
The output expression is given by:
y	 c lx + g l io	 Vo	 (2.2.2)
1L
VC
During TOFF, the state equations are expressed by:
x = A 2 + bv2 VI + b 12 io	 (2.2.3)
4•
3
s
i
i
i
I
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The output expression is given by:
y	 C2 x + 9 2 io 	(2.2.4)
The state variable representations are averaged to give a
single period representation as shown below:
x = (dA l
 + d'A 2 ) x + (dbvl + d' bv2 ) v I
(d bl) + d' bi2 ► io	 (3.2.5 )
y = (dc l + d'c 2 ) x + (d91 + d'9 2 ) io
Introducing variations in the line voltage,
	 duty cycle
ratio and load disturbance by the following substitutions
v I	 V I + vI.
d	 D+d,
d' = D' -d,
i- I + i, I- 0
0	 0	 0	 0
will cause perturbations in the state and output, as shown
below.
X - X + X
Y - Y + Y
This results in the following model:
x - A X + b 
V 
V +Ax+bV VI
+ [(A1 - A2 ) X + (b V1 - bv2) VI' d + b  io
+ 2nd order terms	 (2.2.6)
Y + y	 c X + c x + g io + (c I - c2 ) X d + 2nd order terms
—	 —
r:
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wa -re
A = D Al
 + D'A2
by = D b l + D'bv2
b i
 = D b il 
+ D'b12
8 = D 81 + 
DI 
92"
Asuming that departures of the states from their corres-
ponding steady state vaues are small compared to the steady
state values themselves allows the 2nd order terms in
(2.2.6) to be neglected. The discrete- average model in its
3 input-3 output form is shown below. The do model is:
0 AX+bv VI
Y	 cX
(2.2.7)
The do operating point can be determined '_)y solving for X
in (2.2.7a.) and substituting into (2.2.7b.), the following
results are obtained:
Y =	 V	 -cA l b Vo	 y I.
IL (orb) (2.2.8)
VC
The ac model is:
x = Ax + bvv i
 + ( (A l-A 2 ) x+ (bvl- bv2)VIj d	 (2.2.9)
+biio
3
F
F.I
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y = cx + (cl-c2 )Xd + gio
The transfer functions can be found by taking the Laplace
1	 transformation of (2.2.9b.), solving for x(s) and substitut-
ing into (2.2.9a.). This results in:
s	 _
	
Y(s) - c[sI - A] -1
 ib v v (s) + [(A 1
	
2	 vl	 v2	 IA ) X + (b	 b ) V ] d(s)I	 —
+ b i i0 (s)} + (c1 - c 2 ) X d(s) + g io(s)•
(2.2.10)
The duty cycle to output transfer function is:
Y(3)
c[sl - A]-1 [(A1 _ A2 )X + (bv1 - bv2 ) VI
r	 + ( c1 - c2 ) X.
(2.2.11)
The load disturbance to output transfer function is:
Y(s)
- c [ sI - A] -1
 bi + g.
1  (s)
(2.2,12)
The input voltage disturbance to output transfer function
is:
Y(s)
= c [sI - A] -1 bv.
vI(s)
(2.2.13)
R  + dd' Rc // RL 	d,
L	 L	 iL
d' 	 1	 v
C	 RLC	 o
0
V
I + io1
LC
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These transfer functions have been determined for the buck,
boost and buck/boost converters are shown in tables 2.2.1,
2.2.2 and 2.2.3, respectively. A block diagram of the aver-
aging technique for a do-dc converter with 3 inputs and 3
outputs is shown in Fig 2.2.1,
To illustrate the simplicity and versatility of this mo-
del, a circuit model is realized. The average model for the
boost converter is:
RR + d'Rc//RL	 d,	 RL
x	 L	 L RL +R	 x
C
d 	 RL
	 1
C RL + RC	 ( RL + RC ) C	 ( 2.2.14 )
1
L+ V
I
0
d'
L R//RLC
RL
C (RL + Rc)
iL
where x =
—	 v
C
a - [d'Rc//RL	 RL+R J X + ( Rc//RL)10	 (2.2.15)
C
solving for v  in (2.2.15) and substituting into (2.2.14)
results in a circuit realizable set of equations, shown be-
low.
aTable 2.2.1 Buck Converter
Transfer Function Transfer Function
v0 (s) 1 + RcCs iL(s) VI 1 + RLCs
d( s )
- VI	 G s A
RL	 G s
vo(s) 1 + RcCs
=D Gs
A
iL(s) D	 1 + RLCs
= RL	 GsvI(s) vI(s)
v (s) 1 +	 s	 + ( s )2X1 "1 	
^1
1	 (s)
^L 1 + R Cs-
G sc
^o
i o(s)
R^
G s io(s)
G(s)	 1 + w QQ + (s )2
o	 c
Q = 1 1
LC	 Wo R_ + ( Rj +Rc) C
1	 1	 11	 ; 41 = —
W1 R + RPC
c
'^	 L
	
r:
a-
1
(DL)2R + R,CC
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Table 2.2.2 Boost Converter
Transfer Function Transfer Function
vo(s)  s^I	 ( 1+—' )	 jz^) iL(s)
RLC1 +2VI 2
d(s) (D')2	 G(s) d(s) (D')3RL	 G(s)
v0
 (s) 1	 1 1L(s) 1	 1 + RLC
vi (s) D'	 G(s) vi(s) (D')2RL	 G(s)
A
vo(s)
1 +	 s	 +( s )2
1	 1Q,	 01 IL(S) 1	 1 + RcCs
s
i	 (	 ) R	 _c + D^(-Rc)	
G(s) i	 (s)
D'	 G s
o o
G(s) - 1 + w QQ + (s) 2 ; Q = D	 I C
o	 'Oo DLR + D,^ + RcC
L
23
D'(V w -0 . C
R
	
w = D
	1+DA	 Q1 1
c
	_ 1	 _ (D')2RL
	
z R C	 W 	 L
c
0 24	 T ^Q MAL PgQF l3
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Table 2.2.3 Buck/Boost Converter
Transfer Function Transfer Function
^
O(S) VI Ns (1 + &I—z	 jj;i) VI	
Ls 1 + RLCs
A (D') Np	 G(s) d(s) (D , ) 3R_	 N S	 G(s)
v0(s) D	 'I s (1 + RcCs) O^ 
s
D	 Ls	 1 + RLCs
VI(s)
D	 Np G s ^I(s) (D , ) 2 NPRL	 G s
vo (s) RS
S	 s	 2
1 +	 Q+() -	 LS 
1 + RcCs
'j 2
( D , ) G s)
H
_
sD' N	 G s
G(s) = 1 + QQ + ( S )2
C o
D	 DQ =
	
W = ^C
	
wo	 LS	
+ (Rc + Rs 
)C
(D')2RL
D	 (D')2
	
_ 1	 _ (D')_RL
	z R 0	 a DLC	 s
w _
	 1	 Rs	 p-	 1	 1
1 C^	
R 
	
"1 [vl Ls + R C
R	 c
S
AM
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This set of equations can be realized into a single
circuit with an ideal transformer as shown in Fig,2.2.2 The
average circuit model can be realized for the buck and
buck/boost converters, as shown in Fig, 2. 2.3 and Fiq. 2. 2.4 .
Introducing the perturbations into the state and output,
neglecting the small nonlinear terms and simplifyin g the
structure, one obtains the circuits in Figures 2.2.2b.),
2.2.3b.) and 2.2.4b.). At this point the do operating con-
ditions are determined from equation(2.1.6). They are li3ted
in table 2.2.1 for each type of converter. The small signal
circuit model can be found by removing the do conditions,
which give the circuits in Figures 2.2.2c.), 2.2.3c.) and
2.2.4C.).
CMGINA1. PA ,^E 114
OAF POOR ni,aL,TY
V0
10
d:1
27
D _ dA' D uD i
•
vI--
1:1
Vod	 R.	 nn'R_//R. L
t
Vo+ v
• RC
nd0
^VCI
 +	
R t
D:1
•
VI . vI ±
1:1
•
vo
0':1
V d	 Rt DO'Rc IIR LG	 L
JD - CXtt //RL
•	 •
I
1:1
Figure 2.2.2 a.) Unperturbed avirage circuit model of the boost
converter
b.) Perturbed and linearized circuir model
c.) Small signal model
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Figure 2.2.3. a.) Unperturbed average circuit model of the buck
converter
h.) Perturhed and linearized circuit model
c.)) Small signal model
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( NS VI+Vo)d
Np	 RS	 (D-D^IRCiiRLCl LS
IL -..► 	 DD'RC/iRL
i	 •	 •
yl
NSd
1:DNN
Np
Figure	 a.) Unperturbed nve• r.we circuit nx-ldel of the buck/boost
converter
h.) Perturbed and linearized circuit model
c.) Small signal nxodel
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TABLE 2.2.
The Average Approximate do Model Operating Conditions.
For detailed expressions see Appendix A.
— T --
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2.3 CANONICAL CIRCUIT MODEL
The objective of this section is to present a canonical circuit
model that describes the system's small signal operation. This model
preserves the input, output and state variable operation of do-dc
i -
	
-	 converters. Middlebrook and Cuk developed a canonical circuit model
in [15] that preserves the input and output properties. However, the
state variable information is lost. This model cannot be used in the
analysis of multiloop systems, where the state variable information
is needed for the feedback network.
Figure 2.3.1 is th^ canonical circuit model of the buck, boost,
and buck/boost converters. Table 2.3.1 lists the necessary parameters.
This canonical circuit model (.a;, be used in the small signal analysis
of do-dc converters with multiloop feedback. This circuit model preserves
the input, output and state variable operation of the system.
2.4 DISCRETE MODEL
The switching regulator power stage, during one cycle of
operation, can be represented by three piecewise linear vector
differential equations as shown by (2.4.1), (2.4.2) and (2.4.3).
For the boost converter these equations represent a specific circuit
topology as shown in Fig. 2.4.1.
(2. 4 1)x = Flx + Glu during TF1
1	 x = F2x + G2u during TF2
I
0!
(2. 4.2)	
,i
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Figure 2.4.1. Topologies for the Boost Converter
a.) Ton Topology
b.) TF1 Topology
c.) TF2 Topology
. i^
i
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I
x - F3x + G3u during TON	 (2.4.3)
The time intervals TFl , TF2 and TON are defined in Fig.
2.4.2.
	 It should be noted that for mode 1 operation, the
time interval TF2 does not exist.	 Therefore,	 the vector
differential equation (2.4.2) can be neglected.
Consider a duty cycle signal
l,during the on-time (TON)
d (t)
O,during the off-time (TOFF)
whose leading edge of TON is always initiated by a clock
signal. When the converter is subjected to a small distur-
bance, the duty-cycle signal is modified as shown in Fig.
2.4.3. This perturbed duty-cycle signal can be idealized as
an impulse train when the perturbation is vanishingly small.
If the perturbed output voltage resulting from a small duty
cycle disturbance at the kth switching cycle can be computed
after n cycles of propagation, a linearized discrete impulse
response which describes the small signal behavior of the
power stage about its equilibrium state can be obtained.
This concept is elaborated by the following equation.
IL
t
i
9	 f.
^	 a
t
36
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UN F1	 r1
Figure 2.4.2. Inductor current plotted versus time
illustrating the discontinuous mode
4,3: The duty-cycle signal at steady state d(t)
and after small perturbation d (t) + Ad (t)
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^( tk+n)-	 g(nTp)	 (2.4.4)
where 
At  
is a small duty cycle disturbance at the kth
switching cycle and
	 v0(tk+n) is the resultinq output vol-
tage variation at the (k+n)th cycle.
	 The sampling rate is
equal to the switching frequency 1/T p.
The propagation of the perturbed state can be illustrated
in Fig. 2.4 4. The steady state with a superscript "0" is
shown as the solid curve, while the perturbed state with a
superscript "*" is represented by the dotted curve.
	 The
perturbed state after one cycle of propagation is expressed
0
tkl
X* (tkl) _ ^1 (tkl-tk) x * ( tk ) + 0 1 (tk l)  	 (-s)dsGlu	 (2-4.5)
t 
* *
X* (t k2 )	 g2 (t k2 -tkl ) X (tkl)
0
tkz
+ 0 (tk2 ) 	 0(-s)dsG2u	 (2.4.6)
k
tkl
x(tk+1)
	
^3 
(to
k+l-t*k2)—	
k2)
M
i
v
w39
i
ORONAL PAGE 13
OF POOR QUALITY
f
I
I
I
	 k2)	 k+)
I
I
I
I
'k
	 to	 t.. tk^	 tk2	 tk+1
Figure 2.4.4 : State trajectories for the steady state
(solid curve) and perturbed state (dotted
curve) .
Is
0
tk(+l
+ 03(t0 103(- s)dsG3u
*
tk2
(2.4•'i)
IF 1
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where the O i "s are the state transition matrices defined as
F.t
	
0 i (t) = e 1	 i - 1, 2. 3.
Since the clock signal initiates the turn-on time, the time
*
instant tk2 is equal to tk2 in equation (2.4.7).
The corresponding discrete impulse response for each
switching power stage, represented by (2.4.4) can be
obtained by performing the following vector differentiation.
*
	
dv	 dx_ (t
	 )
9(nTp)	 dto = c _f_dt*+n_	 (2.4.8)
k	 k
where v 0 = cx and c is a constant row matrix.
	 Applying the
chain rule to (2.2.8) and simplifying
dx*(tk+n )	 dx*(tok+l n dx*(tk)
-----	
- 2.4.9)--- 	 --I--o---	 -----*-,
dt k	Ldx (t k )I	 dtk
where
	
J
*
dx (tk+l )	 ax*(tk+l1
 dx*(tk2)	 dx (t
o
--------- _
	 --*------ --*------ --*----,
	 (2.4.10)
ax (t')
	 dx (t° )	 dx (t° )	 1x (t°)
- k	 -	 k2	 -	 kl	 -	 k
for mode 2 operation.
•f
i^
3!
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dx (tk+1^	 dx*(tk+1^	 dx-(tkl)
-^--off--
dx (tk )
	
dx (tk 1 )	 dx(tk),
for mode 1 operation.
It is proved in	 for all 3 converters
*
dx (t ok+1)	 0	 0 0	 0
dx*(to) - 
_ ^!(Tp ) _ ^3(TON)^2 0 1 ^(TF1)
k
for mode 2
01 (TON ) ^2 (TFl)
for mode 1
and
* odx (t )
----
* k
-- = B = (A,-A2)xo(tkl + (bl-b2)VI
dt k	—
(2.4.11)
(2. 4.12)
(2. 4.13)
(2.4.14)
where x 0 (t )k ) is the state at the instant of sampling.
Substituting (2. 4.12) , (2. 4.14) into (2.4 .9)
dx* (tk +n ) 
= pn (,,_, ) B and
	
( 2. 4.15)
dtk	 p
the linear i zed discrete impulse response is obtained b y sub-
stituting (2. 4.15) into (2.4.$)
g (nTp ) = con ( Tp ) B.	 (2.4 .16)
Tr? derivation for n (Tp ) is presented in 112. I£ one is
willing to neglect the detail of the waveforms between sam-
y
1
42
V
ples and study the long range trend of the converter, an
equivalent continuous linear impulse response g(t) can be
obtained simply by substituting t - nt p into the expression
for g(nT p ).	 This is possible due to the systems response
being much slower than the sampling rate. Every converter
power stage inherently has a low-pass LC filter that attenu-
ates the high frequency switching ripple. The natural reso-
nant frequency of the output filters is designed on the
order of a decade lower than the switching frequency to
obtain good output voltage regulation.
V43
2.5 DISCUSSION OF THE AVERAGE AND DISCRETE MODELING
CONCEPT
Fig 2.5.1. illustrates the averaging and discrete concept
in modeling.	 The example that is used, is the inductor
current of a boost converter. 	 The average technique models
1 the duty cycle control ratio as a continuous function rather
' than a series of discrete pulses, as shown in Figure
2.5.1a.) and the jagged inductor current waveform is effec-
tively smoothed out.
The discrete technique samples the waveform at the points
indicated in Figure 2.5.1b.). The continuous linear impulse
response is shown by a dashed curve.
The two modeling techniques look similar in the low modu-
lation frequency range, but the difference is notable when
the modulation frequency is high.
The average model is relatively easy to obtain. Since
the model can be expressed in state equation, circuit and
transfer function; physical insight into the system opera-
tion can be perceived. However, as the modulation frequency
gets higher the model's accuracy decreases.
The discrete model's accuracy doesn't decrease as the
frequency gets higher;
	
but the obtainment of the model is
	 Y 9	 9
G	 very complex and the expressions are cumbersome. 	 Since the
 
model is expressed in just the transfer function form lit-
tle physical insight into the system operation can be per-
ceived.
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Chapter III
COMPARISON OF THE AVERAGE AND DISCRETE MODEL
A comparison of the average and discrete model is made on
the basis of transfer functions, an equivalent state space
representation and a numerical comparison, using a computer
simulation. The boost converter will be used as the example
throughout this chapter.
3.1 TRANSFER FUNCTION COMPARISON
i
In order to determine the transfer function for the boost
converter, the state equations for the switch on-time and
switch off-time must be determined.
Figure 3.1 . 1 shows the power stage topologies from which
the state equations for each interval will be written.
For the on-time interval
0	 0	 i	 1
X
	 1	 L + L vI
0 -	 vc	 0
	
^- RL
	
r i L
V = 0
	
'Z	 ' c
	
V
c
,7
45
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V 
R.L	 L	 V. RI	
L	 Vo
1 ^ RC
V I =	 t
C
	
RL
TC _T
s+
Figure 3.1.1 . Topologies for the boost converter during a
complete cycle of operation
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and for the off-time interval
_R C  / / RL	
^---RI
	
L
-,^
"—
	
i	 1
Rx	 —^	 L + c
	 L	 + L v (3.1.2)
_	 I
R 	 1 _	 1	 v	 0
	
L	 c	 c
	
RL ^	 1LV
0	Rc//RL	 LR + R I
	
J	 L vC
Using the averaging technique these two sets of state
equations can be combined into a single period representa-
tion, shown below.
- D' Rc / , RL	 _ D	 R 	 iL i	 1
L	 L R +R
X =	 D	
R 
	
L 1 c	
vC +
	 0	 v I	 ( 3.1.3 )
7 RL ' "c	 L + c
v0 M 
1
D'R C //R L
R 	 ,II	 1Ll
L
R + R C
J
V 
Using equation 2.1.11 the duty cycle to output voltage
v0(s)
transfer function can be determined.	 The	 --- transfer
d(s)
function is shown below.
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1 + R 	 1+ s 1 _ 1
	
_ s2
"p (s) _	 VI	 Ri	 wz	 W 	 wawz
d(s)	 (D(D
_)	
1 + c	 1 + ws + Iwp
RL
(D') 2 RL L	 c
where wz = RR IC wa =
c
_ D'	 RL
W 	 RL 
+Rc 3  1 +cur L
R
c
D'	 R L	 1 + D
n = —
wp 	 + c ^ + R 
c 
C
(3.1.4)	 ,M
>q
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The transfer function as determined by the discrete tech-
nique is (12]:
1 +
s
"0 (s)	 v 	 wa
^ s
—^— - (D--2 1 +
	 + — 2
W
s 
WO l
where
^ 1+ 
L^
wa
	
L	 L	 _ D	 P-L 	 T + RcC
RL ' '_c (D' 7 L^ + Rc p D'
R 
1
_	 L	 + c
(D^ D'
R C
assuming
	
_ 
^— + c	 `, D Tp
	
(D') R 	 D'
and R  << RL
a
D '	 RL	 --mac
WO / ^ TL Y 1 
+ RL
R
Q = D'	 RL
	
1 +	 c
C	 + c^ +RcC
L
(3.1.5)
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The average and discrete transfer functions are shown to
have the same natural resonant frequency w 0 and the same
Q-factor.
Under the assumption RL >> Rc , the do gain and the second
order poles are essentially the same, comparing (3.1.1) with
(3.1.2;; however, the zeroes of the two expressions exhibit
some discernible differences.
2
Zeroes of the Average Model	 1 + s R C L	 -- - —2	 (3.1.6)
(D') RL	(D') RL
R LC—
c
and
:;eroes of -he Discrete Model = 1 + s Rte- - —	 , (3.1.7)
( D ^) RL
L	 R C
where ----2--- - - 2- under most design conditions. Comparing the
(D•) RL	 D•
above two equations, the zero-order and first-order terms
are almost the same, cept the effect due to the output
filter capacitor ESR is exhibited in a somewhat different
form. In the case of low modulation frequency,
ORIGINAL
R P^^OF POD QUA
2. 2S w0
(D") 2R /R « 1,L c
the above two expressions are almost identical. The zeroes
of the average model start to depart from that of the dis-
crete model when the modulation frequency is considerably
higher than the filter resonant frequency W0.
To elaborate the subtle yet important discrepancies be-
tween the two models, the following comparisons are made.
The gain and phase plots computed from both techniques are
illustrated in Figures 3.1.2-3.1.4 with the following numer-
ical values:
Tp = 100 y sec, L - 6 mh, C - 41.7 u f,
R  = 60 Q Rc = 1
	 R1 = 0 , v  = 60v.
The value for D is .25 for Fig. 	 3.1.2;	 .5 for fig.	 3.1.3;
.75 for Fig. 3.1.4.
There is a difference in the do gain that increases as D
increases. This is due to the difference in the power stage
gain derived from the two techniques. The frequency res-
ponse difference between the two becomes significant when
the frequency is greater than 1 kHz.	 The average model has
larger gain and phase angle.	 This is primarily due to the
different effects of the capacitor ESR as described by the
two different mcdeling techniques.	 A stronger contribution
of ESR to the phase lead is shown in the average model, due
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Figure 3.1. 1
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Frequency response for the boost converter
power stage from t!-,e discret ,,* analysis and the
average model. D=.25
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Figure 3.1.3 : Frequency response for the boost converter
power stage from the discrete analysis and the
average model. D=.50
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Figure 3.1.4 : Frequency response for the boost converter
power stage from the discrete analysis and the
average model. D=.75
i	
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2
to the second-order term, - --
	
This term adds addi-
z a
tional phase lag to the system, in the high modulation fre-
quency range. For a high performance converter, employing
mult i -loop feedback schemeG dad providing high gain wide
bandwidths, the amount of differences can be sufficiently
large to a,islead the stability prediction.
3.2	 EQUIVALENT CIRCUIT REPRESENTATION
The significant difference in the two techniques has been
s
2
identified to be in the - - - w term of the average model. The
z a
origin of this term must be found so that the differences
:an be identified and used to develop a new model which more
ac::urately describes the system performance.
At this point, in trying to identify the differences, it
would be helpful to express both transfer functions in the
same form, a state variable r-presentation.	 As shown in }
Figure 3.2.1 the averaging technique's transfer function can
be expr9ssed in the state variable form. From the state
variable diagram, a linear set of equations can be obtained.
This set of equations is not necessarily defined by the
state variables of the system, but this system can be
obtained by a linear transformation on the previous set of
equations. The same operation cou l d be aaplied to the dis-
crete technique transfer function and result in a "similar"
state variable model.
56
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Figure 3.;.1 . Block Diagram representation of the
transformation from transfer function to state
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The transformation from the transfer function form to a
state variable form is not unique. Among the infinite pos-
sible transformations, there exists one that could lead to a
state variable representation representing the state varia-
ble properties of the original system.
First, an algorithm is needed that will transform a sys-
tem description from a transfer function to one of state
variables. Gilbert (201 describes just such an algorithm.
If the transfer function of a physical system is given it
is generally impossible to derive the corresponding differ-
ential equation representation. It. is possible to find a
set of differential equations which yields the same transfer
function and does not necessarily describe the original sys-
cem.	 This set of equations is in the normal form as shown
below:
z	 .1z + ad	 (3.2.2)
v0	 lz + Fd .
0
where
Lo	 ,2-
U
t	
i
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X 1 1, \ 2 are the distinct eigenvalues of the system.	 To
determine ^, the transfer function is put into the form:
v
0 
(s)
	 k 	 k2
H(s) _ - --- _- - - + ------ + E	 (3.2.3)
^(s)	 5	 \1	 s	 \2
where k.	 1im(s-	 ) H(s),
S ->\ i	 i
E = lim H (s)
s->0
can then be calculated in terms of 1,
^ kl^Let	 _ (1 1 2) , 	 6_	 (3.2.4)
^ lI
k2
y2
The transformation matrix R is not unigtie, there are
infinite transformations from a normal model to a state
space model.	 A unique R can be determined in this case,
however.	 This is because the normal model and state space
model are both known for the average technique. Applying
this transformation to the discrete normal model, an equiva-
lent state space model is obtained.
To determine the unique transformation matrix R in Fig.
3.2.2, the relationship of the normal form and state space
form is discussed. The normal form is related to the state
space form by the followinq:
"3
.
1.3
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Figure 3.2. 2: Block diagram representation of the two step
transformation
ai
f
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R-1 A R = A	 (3.2.5)
R-1 S = b	 (3.2.6)
-yR =C.	 (3.2.7)
To determine R, equation (3.2.5) is used to obtain:
AR = RA
	 (3.2.8)
Let R = 
r 11	 r12
(3.2.9)
21	 r22
The coefficient matrix A as determined by the average model can
be represented in general as:
a ll	 a12
A=	 (3.2.10)
a 21	 a22
a l	0
A=
	 (3.2.11)
0	 A2
where Al ,	 a2 are the eigenvalues of the coefficient
matrix A.	 Substituting (3.2.9), (3.2.10), and (3.2.11) into
(3.2.8) and multiplying, results in:
1 r 11 A 1 r 12	 r11 a ll + r 12 a21 r 11 a 12 + r 12 a22
(3.2.12)
L
^ 2 r 21 X 2 r 2	 r21 a ll + r 22 a 21 r 21 a 12 + r 22 a22
14
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The components of each of the above matrices are equal, so
that ttic components of the R matrix can now be determined.
Thus the transformation from transfer function form to state
variable form is now complete.
For the boost converter, the equivalent state space model
r
3
i
from the discrete transfer fun(
-D' Rc//R L  -D' 
^, 
RL.
^
X =	
L	
L	 C X+
D'	 RL	 _	 1
+Rc 	c L+Rc
:tion is:
IGd
1+Rc(-D'Rc)+wl D^1+Rc—
a	 "L
R	 D(D' ) R(1+R7 -L	 c
Rc	
1 
DD'Rc1+- Wa^—
D' (1+` C ) - (D') `RC-
^ ^ _--L	D
(3.2.13)
R^
v0 = [D'R C //RL
	
R^+	
x
L	 L	 c
where G =	 1 +—C (1 + DRc )
L	 c
The state space representation that results from this
transformation cannot be guaranteed to be the same state
space as in the average model. However, this transformation
does give a result which illustrates the discrete model with
I 
:.M
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a circuit.
	 Using this circuit, 	 physical insight into the
modeling by the discrete technique can be obtained. This
insight can be used to determine the basic differences bet-
ween the modeling techniques.
An equivalent circuit can be realized from the above by
solving for v 0
 in equation (3.2.13b) and substituting into
equation (3.2.13a). Using this equation to realize the cir-
cuit results in the one shown in figure 3.2.3.
The average model for the boost converter can be put into
an equivalent circuit form by solving for v 
	 in equation
(2.1.7b)
	 and substituting (2.1.7x).
	 Simplifying the
expression results in:
di l l	 -DD'R c / /RL -D'
	 1L 1dt —L	 L 	 L
_	 +	 vI
dvc 	D'	 _ 1	 v0	 0
	
RLC 
	 ^J
R
	
(3.2. 14)
D	 c
	
+ 1 + ^' ^
	
vl/D'
R
	
_K_
 d
_ b	 C ( 1+) 1 + 6'L	 L
Note that the 1st equation of 3.2.14 is Kirchoff's voltage
law applied to a loop and the 2nd equation is Kirchoff's
current law applied to a node.
	 These two equations can be
A
v
n
Vi J^
D' a
R 
D:l
f
	 '.
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Figure 3.2. 3: Equivalent circuit model obtained from the
discrete technique.
r
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1
represented by one circuit if an ideal transformer is used.
The equivalent average model circuit for the boost converter
is shown in figure 3.2.4.	 When the output filter capacitor
!!	 ESR is equal to zero, the models are the same.
	
Therefore,
{	 the two techniques model the effect of the ESR differently.
3.3 NUMERICAL COMPARISON
In order to determine the effect of modeling the output
filter capacitor ESR for the two techniques, an example has
been programmed, where a duty cycle perturbation is injected
into the boost converter example of 3.1. The PWM is modeled
by a naturally sampled circuit, 	 as discussed in [21] and
shown in Fig. 3.3.1	 This circuit was programmed for a do
value of the duty cycle to be .5 and as illustrated by the
waveforms, in Fig. 3.3.1 introduces no phase lag. The
inductor current, capacitor voltage and output voltage wave-
forms were plotted for 4 different modulation frequencies,
as shown in Figures 3.3.2-3.3.5. The jagged curve in all
figures was determined by the actual circuit equations
(3.1.1; and (3.1.2); the smoother continuous curve by the
averaged equation (3.1.3). As shown in Figures 3.3.2-3.3.5,
the state variable waveforms determined by the average model
effectively smooths out the.switching ripple with no discer-
nible phase shift,	 giving a smooth waveform that portrays 	 '
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Figure 3.2.4 . Average small-signal circuit model for the
boost converter.
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Figure 3.3.1 : Duty cycle determination by the naturally
sampled modulator-
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Figurc 1 ?.2 Computer simulated waveforms for boost converter for
one-tenth switching frequency modulation.
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Figure 3.1.3.
	
Computer simulated waveforms for boost
converter for one-fourth switching frequency
modulation.
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Figure 3.1,4	 Computer simulation for boost converter for
one-third switching modulation.
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Figure 3.3.5
	
COmputer simulation for boost converter for
o
ne-half switching frequency modulation.
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the long range trend.
	
The output voltage waveform, deter-
mined by the average model, 	 leads the actual waveform by
approximately 8  in Fig. 3.3.2, and 310 in Fig. 3.3.3, 380
in Fig. 3.3.4 and 51 0 in Fig. 3.3.5. This agrees with the
difference in phase shown in Fig. 3.1.2, for the frequencies
of 1000 Hz (1/10 of the switching frequency), 2500 Hz (1/4
of the switching frequency), 3,333Hz (1/3 of the switching
frequency) and 5000Hz (1/2 of the switching frequency).
Therefore as shown by this discussion and example, the out-
put voltage, as determined by the average model, does not
agree with the actual case and this is the origin of the
difference between the average and discrete techniques.
The output voltage is equal to the sum of the capacitor
voltage and th;: capacitor ESR voltage. Careful examination
of Figures 3:1.2-3.3.7, illustrate that the ESR waveform
consists of two modulation components: amplitude modulation
and pulse-width modulation; the former is due to the induc-
tor-current-modulation effect and the latter is due to the
duty-cycle-modulation effect. 	 There is an obvious phase
difference between these two modulation components, as shown
in parts (a) and (b) of figures 3.3.2-3.3.5.	 A modulation
fvoltage of this type carries a phase lead with respect to
i
the capacitor voltage.
fl
I!
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At one-tenth switching frequency the amplitude of the
capacitor modulation voltage is larger compared to the ESR
modulation voltage, but as the frequency increases to one-
fourth, one-third and one-half of the switching frequency,
the amplitude of the capacitor modulation voltage remains
almost constant. This is shown by Figures 3.3.2-3.3.5. The
effect is to cause the averaged output voltage waveform to
lead in ^:hase with respect to the envelope of the actual
output voltage waveform.
As mentioned previously, the average model and the dis-
crete model are the same when the ESR is equal to zero. 	 To
illustrate this,
	
examine figures 3.3.3,	 3.3.6 and 3.3.7.
These are the simulated waveforms with the ESR equal to 1Q,
and .01^^, respectively. The figures show chat the aver-
age output voltage waveform approaches the discrete output
voltage as R  approaches zero. The effect of the ESR wave-
form is reduced as the ESR goes to zero, because the maximum
modulation value of the ESR voltage is reduced. Therefore,
since the source of the difference between the averaged and
discrete waveforms is reduced to an insignificant amount the
averaged output voltage tends to approach the I.iscrete out-
put voltage.
From Che control point of view, the error processor does
not observe the average output volta,3 n and tine duty cycle is
,30
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one-fourth swicchinq f •-^quency. ESR = .10
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Figure 3.3.7. Computer simulated waveforms fo g
 boost converter
for one-fourth switching frequency. ESR-.0:0
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implemented based on the actual output voltage waveform (on
an instantaneous basis). Therefore, the discrete modeling
technique provides a more accurate power stage model than
that derived from the average technique.
r
Chapter IV
PRESENTATION OF THE NEW POWER STAGE MODEL
As shown in the previous chapter the average model does
not accurately simulate the power stage output voltage oper-
ation as Lie modulation frequency gets higher. With the ad-
vent of high gain bandwidth power converters, the model must
accurately describe converter operation so that stability
requirements can be determined accurately. Otherwise, a
system could become unstable when the model has forecasted
it to be stable.
This chapter addresses itself to the presentation of a
new power stage model. The new model combines the discrete
sampling technique with the averaging technique, determining
a model that is accurate at high modulation frequencies.
4.1 THEORETICAL DEVELOPMENT
The average model has been shown by example to model the
state variables very well; but the output voltage is not mo-
deled accurately, because of the effect of the output filter
capacitor ESR. Where does the difference in modeling origi-
nate? Could it be from an assumption that was made?
The ave:.age model as shown in Appendix C of 1151 assumes
that
76
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e d'A 2Tp
 a dA ITp _ e (dA1+d'A2)T P
This equation is satisfied exactly when A 1A 2 = A 2A 1 . This
approximation is shown in [15] to introduce insignificant
error (approximately 2%) because the switching frequency is
sufficiently greater than the natural frequencies of the
output filter. The conclusion is that even for the natural
frequencies slightly more than a decade apart from the
switching frequency, satisfactory results are obtained using
a linear approximation for the exponential matrices. There-
fore, one can reasonably assume that insignificant error is
introduced in the modeling of the state variables.
The difference must be introduced when the output voltage
expression is averaged. The averaged output voltage has al-
ready been shown to lead the envelope established by the
discrete output voltage. Thus, the difference occurs at the
point in the averaging technique when the discountinuous out-
put voltage waveform is averaged. An expression is needed
that will allow the envelope of the discrete output voltage
to be determines. The way to determine this expression is to
sample the actual output voltage at a constant frequency. The
controller is operating at a constant frequency,	 with
	
the
period equal to Tp.
As shown in Fig. 3.3.1 the input control signal inter-
s
sects the clocked ramp signal, causing the duty cycle to go
M
F
d
9c. a
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low, which causes the switch in the power stage to turn off.
As shown in Fig. 4.1.1., the input control signal is the com-
pensated erzGr feedback signal for the regulated output 	 vol-
tage of the converter. Essentially, this signal is the 	 com-
pensated and inverted output ripple voltage. Consider that
the error signal is discontinuous, Fig. 4.1.2 illustrates the
action of constant frequency controller in steady state. At
the beginning of the cycle, the duty cycle goes high signal-
ling the power stage switch to turn on, when the error sig-
nal intersects the clocked ramp the duty cycle 	 goes low.
Fig. 4.1.3 illustrates the constant frequency controller
when the error signal is perturbed. The duty cycle goes high
every T  sec, but the TON and TOFF are modulated according to
the modulation frequency of the error'signal. The intersection
occurs at the top part of the error signal. This corresponds
to the bottom part of the compensated output voltage ripple.
The bottom part of the output voltage ripple corresponds to
the time that the switch is on. Therefore, a modulation 	 in
the duty cycle would correspond to a modulation in the TON
part of the output voltage ripple. Thus, for a constant fre-
quency controller, the sampling point should be chosen at the
beginning of the cycle.
The output is determined at t=T p (the beginning of the
cycle). From equation (1.1.2) it is found to be:
Y2 (T P)= c l^ ? (Tp ) ,	 (4.1.1)
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Figure 4.1.2. Constant frequency controller in steady strte
a.) Input control signal and clocked ramp signal
b.) Duty cycle
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The above equation can be generalized to obtain the nth
a
point resulting in:
y2 (nTp ) = c lx 2 (nTp )	 (4.1.2)
Since the purpose of this model will be to study the long
range trend of the converter, an equivalent continuous li-
near output expression can be obtained by substituting t =
nTp ,	 The average state variable, x has been determined to
model x 2
 accurately, therefore, one can substitute x = x2
and Y= y2 .	 This results in the following output expres-
sion.
Y  a c lx(t) .	 (4.1.3)
The averaged outpu t expression is:
_ (dc l
 + d' c 2 ) x (t)	 4.1.4)
For the output (4.1.3) to be equal to the averaged output
(4.1.4), the sum dc l
 + d 9 c 2 must be Equal to c l which is
true for the buck converter and boost converter when the
output filter capacitor ESR is zero. 	 It should be noted
that the expression of (4.1.3) is 	 limited to a power
converter employing constant frequency control. it can't be
used for other duty cycle control models i,diwrimi"y. The sam--
rJ
r;
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pling point selected during the cycle, before or after the
jump of the output voltage waveform plays a significant
role in the accuracy of the power stage model.
Applying the discrete sampled output expression of equa-
tion ( 4.1.3) to the average state variable model a single
period representation can be obtained. The perturbation
analysis described in Chapter II can be applied on this mo-
del to the analyze the converter.
The unperturbed discrete-average model is
x = Ax + b vI 	 ( 4.1.5)
Y = v0 = clx,
where	 A = dA 1 + d'A 2 	b = db 1 + d1b2
The line voltage and duty cycle variations, introduced as
they were previously in chapter II, produce a perturbation
in the state and output variables. Substituting those vari-
ables into the above equation and assuming negligibly small
departures from the steady state values, results in:
^	 A
x =AX+b V I + A x + b v I +
[(A 1-A 2 ) X + (bl-b 2 ) VI I d	 (4.1.6)
Y + y = V0 +v0 = c^X + cIx,
The discrete-average in its final form is shown below.
The do model is:
0 = AX + b VI	 (4.1.7a)
•^
V  : C 11 1 (4.1.7b)
i.
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From which the do operating point can be determined by
solving for X in (4.1.7a) and substituting into (4.1.7b),
the following results are obtained.
X = -A-lb VI
Vo = -c lA lb VI.
The ac model is
x=Ax+bvl+[ (Al-A2 ) X+(bl-b2)VIId
A	 n
VO = C j x
(4.1.8a)
(4.1.8b)
(4.1.9a)
(4.1.9b)
The transfer functions can be found by taking the Laplace
transformation of (4.1.9a) and (4.1.9b) as shown below.
sx.(s)=Ax ( s)+bvI ( s)+{ (A 1-A 2 )X+(b l-b 2 ) VI 1 }d(s)
	
( 4.1.10a)
o(s) = c l x(s)	 (4.1.10b)
Solve 4.1.10a for x (s)
x(s)=[sI -A) -1 {bv I
 
( s)+[(A 1 -A 2 )X+(b 1-b 2 V I Id(s) )	 (4.1.11)
and substitute for x ( s) into ( 4.1.10b), adding like coeffi-
cients.
-lvo (s) =c,[sI-Al[bvI(s))
+c^ [sI-A) -1 [ (A 1-A 2 )X+(b 1-b2 )VI )d(s)	 (4.1.12)
from which the following transfer functions Can be obtained:
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VOW
Ar---- =C1(SI-A)-lb	 (4.1.13)
v I (s)
v0 (s)
-c--- = C I (sI-
A) -1 ((A
1-A 2 )X_+(b l-b 2V 1 1	 (4.1.14)
d (s)
An equivalent circuit can also be determined for a spe-
cific type of converter, by putting the above state equa-
tions ( 4.1.10) into a realizable form. This will be illus-
trated in the next section.
4.2 ILLUSTRATION WITH AN EXAMPLE CONVERTER
v
The -- — transfer function determined by the discrete-
d(s)
average model for the boost converter is:
a
1 + c
v°	 - 
VI	
(1 — D—^--- ( 1 + RR^))	
W a
	 s 2
o	 J
(D') R	 L	 R^	 R
where a
	 L 
L 
RL+ R
e 
(1 - —^-R (1+--s-))  
^.	 T,
(D') R-L	 R	 RL
1	 c
(4.2.1)
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Wu \^,^' RL + R^
	
n 
RL \D')-
	 RL
R	 R^	 R
R	
I + ^RR +	 (1 + `)
c2
WO
	
+ R`	 L,	 R C	 R
Compare the discrete-average transfer function with the
previously developed ones.
1. The transfer function has one zero that is positive.
There is no _nd order term in the numerator of the dis-
Crete-average model. The average model transfer func-
tion has the 2nd order term 	 which has beenW
w a
determined to cause the differences, noted previously
in chapter III.
3. The natural resonant frequenev and Q factor are the
same for all three models. The power stage gain with
R ( . 0 is the same as with the discrete model.
To illustrate the simplicity of this model, a circuit mo-
del will be realize:	 'Ttie discrete-average model for the boost
converter is:
i .
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d'Rc//RL
	
-d	 RL	 1	
( 4.2.2)
= 
	 x + L VI
d'	 RL	 1	 0
c R, + R	 -	 cc
► 1L
v0
 = t	 0	 R-- .I x, where a =i v 	(4.2.3)
	Solving  for v  in (4.2.3)	 and substituting into (4.2.2)
results .n a circuit realizable set of equations, 	 shown
below.
d'RC//RL
	
-d'
riL	 L	 ^ r iL	 L
	_ 	 +	 vi
v	 d' RL	 -1	
v0	
0
c	 C LA + -I ^Z`
	(4.2.4)
This set of equations can be realized into a single cir-
cuit with an ideal transformer as shown in Figure 4.2.1.
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Figure 4
.2.1. : Unperturbed discrete-average circuit model
of the boost converter.
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Introducing the perturbations noted previously into the
state and output into the circuit of fig. 4 . 2.1, neglecting
negligibly small departures, simplifying the structure and
assuming Rc << RL ,.,n^, obtains the circuit of pig. 4.2.2 • This
circuit model preserves the input-output properties of the
boos converter and also preserves the properties of the
state variables, inductor current and capacitor voltage, in
the averaged range. The source of the difference discussed
in chapter III can be seen by making a comparison with Fig-
ure 3.2.4. There is no DD'Rc//RL resistance in Figure 4.2.2
and the average model doesn ' t contain the two current cont-
rolle.;. sources across Rc .	 These differences wo-ild account
for the variation in modeling the output voltage between the
average and discrete models.
4.3 NUMERICAL EXAMPLE
Using the example that is in Chapter III, a comparison
betwee the Bode plot of the discret-average model and the
discrete models can be made. 	 Figures 4.3.1-4.3.3 show
the Bode plot of the discrete- average model with the dis-
crete model. There is excellent agreeement over all the mo-
dulation frequency range and duty cycle range. There is a
small difference in gain between the two at the higher fre-
quency range above the resonant frequency that is more pro-
. V
A
VI
R 
D': I
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ORIGINAL
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OF
Figure 4.2.2	 Perturbed and linearized discrete-average
circuit model of the boost converter, assuming
R  RL
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Figure 4.3.2.Frequency response for the boost converter power stage
with D = .50.
a ---- Discrete/Average Model
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pounced as the duty cycle ratio is increased. This is due
to the small difference in the expressions for the zero aiv-
en by each technique. There is no easily discernible bet-
ween the phases.
Figs. 4.3.4-4.3.6 show the Bode plot of the discrete-
average model with the average model. The frequency response
difference between the two becomes significant when the fre-
quency is greater than 1 kHz. The average model has larger
gain and phase angle.
The accuracy of the discrete-average model can be further
demonstrated in the following. Figs. 4.3.7-4.3.10 show the
results obtained from the discrete-average model simulation.
The output voltage waveform is simulated very well in all
the cases.	 Figures 4.3.8a.), b.), c.), are the simulated
waveforms with the modulation frequency equal to one-fourth
of the switching frequency and the ESR equal to 1., .1 and
.01 ohm, respectively. 	 They show that the discrete-average
output voltage model follows the envelope of the output vol-
tage. Therefore, the model is shown to accurately simulate
the waveform as the ESR of the output filter changes.
t -'
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In verifying the model, attention must be called to the
measurement technique. The conventional measurement techni-
que using a network analyzer (gain and phase meter) takes
the average of the examined waveforms. This results in an
inaccurate prediction for the output voltage waveform as
discussed in detail previously and demonstrated in various
computer simulation results. 	 Therefore, another verifica-
tion method is selected, 	 similar to the one reported in
114]. The procedure is as follows:
1. Sample the output voltage.
2. Find the fundamental component of the sampled data of
the output voltage waveform.
3. Obtain the gain and phase at each modulatory frequen-
cy and plot them along with the analytical results of
the discrete-average and average models.
The example that is used for illustration is the same ex-
ample that has been previously mentioned. 	 Fig. 4.3.11-4.3.13
show the analytical results and experimental data obtained
at duty cycle ratios equal to .25, . 50 and .75 respectively.
For Figures 4.3.11 and 4 .3.12, the discrete-average model
estimates the data better than the average model.
The following summaries are note worthy:
1. There is good agreement in the low frequency range
among the three modeling techniques: discrete, average
and discrete - average modeling.
r
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2. The average transfer function tends to diverge from
the discrete-average transfer function as the fre-
quency increases above 1 kHz.
3. The discrete-average transfer function remains close
to the data as frequency increases.
4. There is good	 agreement for the phase and gain
over the entir e frequency range between the data mea-
surement and the discrete -average transfer function.
For Figure 4.3.13, the average state modeling is less ac-
curate than at the lower duty cycles. The discrete-average
model estimates the gain better than the average model in
j
	
	
the high frequency range and indicates the trend of the
phase.
4.4 CONSTANT TOFF & CONSTANT ZONDUTY CYCLE CONTRO..LERS
The previous derivation, discussion and example concerned
a constant ft^pquency duty cycle controller. This section
will discuss the constant TOFF and constant TON controllers.
4.4.1 Constant TOFF Duty Cycle Controller
Figure 4.4.1. shows the input control signal and ramp with
the appropriate duty cycle for a constant TOFF in steady state
operation. The duty cycle goes high signalling the power stage
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switch to turn on, when the input control signal intersects
the ramp the duty cycle goes low, after a fixed TOFF sec the
duty cycle again goes high and the process is repeated.
Figure 4.4.2 illustrates the controller when the input con-
trol signal is perturbed. After a fixed time TOFF sec the
duty cycle signal goes high and when the input control sig-
nal intersects.the ramp the duty cycle goes low. 	 The TON
time varys from cycle to cycle but TOFF remains constant.
The intersection occurs at the top part of the input con-
trol signal, which is the same case as the constant frequen-
cy controller. Thus, as with constant frequency controller,
for the constant TIFF controller the sampling point for the
discrete-average model should be chosen at the beginni ng of
the cycle.
4.4.2 Constant TON Dui► Cycle Controller
Fig. 4.4.3. shows the input control signal and ramp with
the appropriate duty cycle for a constant TON in steady
state operation.	 The duty cycle goes high and remains high
for a constant time TON sec and then goes low.	 This begins
the TOFF interval. The T,^,F interval ends when the
ramp !ntersects the input control signal. As discussed pre-
viously, the input control signal is essentially the compen-
sated	 and	 inverted output voltage ripple. The ramp
ill
)
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intersects the bottom part of the error signal. This
corresponds to the output voltage ripple during the time
that the switch is off. Therefore, a modulation in the
duty cycle would correspond to a modulation in the TOFF
part of the output voltage ripple. Thus, for a constant
TON controller, the sampling should be chosen at the end
of the cycle.
The derivation is the same as shown in section
4.1 except that the output is determined at the end of the
cycle so that equation 4.1.3 becomes
y (t) - c 2 X(t)	 (4.4.1)
In fact the expressions that are derived are basically the
same as those for the constant frequency controller except
that the output coefficient vector cl
 is replaced by c . 2 The
do model becomes
Vo - -c 2A 1bV1 	( 4.4.2)
The ac model becomes
V0 (s)	 1
Irr 1-1 - c2 ^sI - A]	 b	 (4.4.3)
I
v (s)
°	 - c2 ^sI - A] -1 [(A1 _ A2 )X+ (b 1 - b 2 )V11(4.4.4)N 	 t
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\ (s)
Using the boost converter for an example, the vQ- -transfer
function determined by the discrete-average model with cons-
taut TON controller for the boost converter is:
(s ) V 1 R  2 - 12 1 
R  
1+ S
0	 I	 "L	 D' ) R	 "L	 Wa
d(s)	 (D,)2 1+ c^— +	 (1+ c,	 1+ s + S
y l^ (D--- R RL	 70Q w01L
(4.4.5)
RL	 R 2	
R1	
R 
^^ 1 + c	 ; 1 + 1."
'Z ' _c	 ^^L	 (D ) RL	 L
where	 =
n C	 + C +
	
I + Cjj	 L
L	 L	 L	 (D') RL
1	 , R << RL
c _T (D'^ ^
L
Wo ,Q are the same as in 4.2.1. Comparing this with
the previously developed ones.
1. The transfer function has one zero that is positive
under most design conditions. W  is approximately
the same as the one from the discrete transfer func-
tion.
2. The 1st order term of the numerator for the dis-
crete, average and constant TON control discrete-av-
erage transfer functions is approximately the same.
116
3. ZeroP3 of the transfer function for constant TON
and constant frequency control differ by an
amount approximately equal to RcC.
4. There is no 2nd order term in this the discrete-
average transfer function.
5. The natural resonant frequency and Q factor are
the same for all models. The power stage gain
with R, = 0 is the same as with the discrete model.
The difference, as discussed in the above no. 3, between the
top envelope (constant TON duty cycle controller) and the
bottom envelope (constant frequency and constant TOFF duty
cycle control) is RcC, approximately. This difference is
a small amount, as illustrated in Figure 4.4.5. The figure
is a bode plot of the top and bottom envelops of the output
voltage ripple. The example is the one that has been used
previously, with D = .5.	 The gain difference is approximat-
ely 5db at one-half the switching frequency; 	 the phase
difference is a maximum of 10°at one-tenth of the switching
frequency.
Figure 4.4.6. shows a computer simulated waveform at one-
1
tenth switching frequency. The top and bottom envelope are
close in gain and phase.
Figure 4.4.7. shows the bode plot of the top and bottom
envelope of the output voltage ripple, when the difference is
greater. The example presented here is from chapter VI and
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Figure 4.4.5. Bode Plots of the discrete-average transfer function
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will be discussed later. The zero of equation 4.4.4 is now
a negative one, so that the phase delay of the top envelope
is much smaller than the bottom envelope. An important obser-
vation can be made here that for this system a constant TON
control would be more preferable to use than the others.
Since the phase delay is much smaller and the operation of the
system would be more stable.
Figure 4.4.8 shows computer simulated waveforms at one-
tenth switching frequency.
	 The bottom envelope is more clear-
ly seen in Figure 4.4.8b.) where the discrete waveform has
been removed. The difference in gain and phase is obvious.
The numerical example that was used in section 4.3 is used
to show the accuracy of the constant TON control discrete-
average model. The difference in the example is that a
constant TON duty cycle controller is used to determine the
duty cycle. The same method for obtaining data is used.
Figures 4.4.9-4.4.11 show the analytical results and experi-
mental data obtained at duty cycle ratios equal to .25, .50
and .75, respectively.
	 The results are the same shown in
the previc-ts section for the discrete- average
 model. There
is excellent agreement for the phase and gain over the en-
tire frequency range between the data measurement and the
discrete-average transfer function.
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Chapter V
CONTINUOUS TIME MODELS OF THE BUCK, BOOST AND BUCK/BOOST
CONVERTERS
The power stage mode l presented in the previous chapter
t
has two inputs (input voltage and duty cycle ratio) and one
output (output voltage). The purpose of this chapter is to
extend the discrete-average mod?l to include the load dis-
turbance as another -r.nut and the inductor current (mmf) and
capacitor voltage as additional outputs.
5.1 THREE INPUT THREE OUTPUT MODEL DEVELOPMENT
During TON , the state equations for each of the convert-
ers are expressed by:
x = A 1x^-bv 1VI+bi 1 io 	(5.1.1)
where io is the load disturbance, represented by a current
injected into the output node.
During TOFF' the state equations are expressed by:
x - A2x + bv 2VI + bi 2 io .	 (5.1.2)
The output expression is given by:
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y = c2x + gio
 =	
v 
	 (5.1.3)
iL(0)
vc
The state variable representations are averaged to give a
single period representation as shown below:
x=(dA1+d'A2)x+(dbvl+d'bv2)vI
+(dbil + d'bi2 )i 0
	(5.1.4)
and Y = c2x + 9'o -
Introducing variations in the line voltage, 	 duty cycle
ratio and load disturbance by the following substitutions
v I = VI +^ vI,
d = D + d,
d' = D' - d,
i0 = I0 + 101 (Io = 0)
will cause perturbations in the state and output, as shown
below.
A
X = X + X
A
Y =Y +Y.
This results in the following model:
ORIGINAL PAGE IS
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t
x = AX + bvVI + bvvi
+(A1 -A2X+(bvl - bv2)VI]d
+b i i o + 2nd order terms
Y +	 C1 2S + c l x + gio
where A	 DA  + D'A2
by DbvI + D'bv2
bi = Dbi 1 + D'bi2.
Assuming that departures of the states from their corres-
ponding steady state values are small compared to the steady
state values themselves allows the 2nd order terms in
(5.1.5) to be neglected.	 The discrete-average model in its
3 input-3 output form is shown below. The do model is:
0 - AX + bvV I
(5.1.6)
Y = c1X.
The do operating point can be determined by solving for X in
(5.1.6a) and substituting into (5.1.6b); the following
results are obtained
r Vo
Y = I L (0) _ -cIA-1bvV V	 (5.1.7)
VC
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The ac model is:
x = Ax + bvv z + [ (A 1 - A 2 ) X
+ (bv 1 - bv 2 )V I Id + b i io	 t5. 1,81
Y = C I x + q io
The transfer functions can be found by taking the Laplace
transformation of (5.1.8), solvinq for x (s) and substitut-
ing into (5.1.8b). This results in:
1Y(s)	 cl[sI
-A1 	 lbvvI(s)
[( A1 - A ` )X + (bv l
 - bv`)VI)d(s)
+bii0 (s)) +gi0 (s)
	 (5.1.9)
The dut y cycle to output transfer function is:
0
-___	 = c^ 1s1 - A]-1 J A A `X + (b\•1-bv.,)V 11.
u(s)	 d(s)
iL (s) t4^1) ,	 f
d^`)
vcis)
des)
`:^1
9	 i
I
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The load disturban
I
y(s)	 VOW
io (s) =	 1 0 (S)
iL (s) ( 0)
10(s)
1
vC(s)
i.^—
ce to output transfer function is:
= c,[sI - A(-lbi + R .
(5.1.11)
The input voltage disturbance to output transfer function
is:
y(s)	 vO(s)
yr vI )
iL(^ OU))
vI(s)
vc(s)
vI(s)
c,[sI - A]-1bv.
(5.2.12)
i.:
i
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5.2 DISCRETE AVERAGE CIRCUIT REALIZATION
The objective of this section is to realize a circuit mo-
del for the buck, boost and buck/boost converters with cons-
tant frequency, constant off time or constant on time duty
cycle control. To illustrate the process by which a circuit
model is obtained, the boost converter with constant fre-
quency duty cycle control will be used as an example.
For the boost converter the discrete-average model is:
`s
RR + d'Rc//RL
X a
d'	 RL
C 1ZL_+RC
	-d' 	 1	 -d'RC//RL
	
+	 LC
1	 x+ 0 vI+ 1 R1.	 10
_	 + c	
U
(5.2.1)
V0	
0	 R+L	
Rc//RL
Y - I  -	 1	 0	 x+	 0
v
	 L 0	 1	 1	 L	 0
i0 .
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In the first output equation, solve for v  in terms of v 
and i.
vc	(1+Rc/RL ) vo-Rc io	 (5.2.2)
or in matrix form:
iL	 1	 0	 IL	 0
vc	0	 1 + R 
	
v0 + -Rc 0
(5.2.3)
Substituting equation (5.2.3) into (5.2.1), an equation in
terms of iL
 and vo
 is determined
1iL	 L	 ^ o-
+	 vi + 1 i0	( 5.2.4)
v 	 d'	 RL	 1	 v0	 0
+ RC
By examining the first equation in (5.2.4) it can be noted
that it is the application of Rirchoff's voltage law for a
loop.
. A
134
It is realized as shown in figure 5.2.1x. 	 The second equa-
tion is
dv	 R.	 "ocC
	 - d'1L 	+ — - io 	0	 (5.2.6)
dt	 R 	 + R 	 R 
and can be realized by noting	 that it is the application of
1	
Kirchoff's Current Law at a node. 	 The realization is shown
in figure 5.2.1b.	 The circuit realization as shown in Fig.
6.2.1.	 also must	 satisfy the state	 equations as	 given in
equation	 (5.2.1).	 The two circuit y	in figure 5.2.1 can be
connected with an ideal transformer as shown in Fig.	 5.2.2a.
Introducing the perturbations v 	 - VI + °I
, iL	 I L + iL,
d	 D + d, 	 d' - D' - d,	 vc - Vc + 0c results in a perturba-
tion in the output v 	 -	 Vo + 30 .	 Substituting these equa-
tions into the above circuit model results in figure 5.2.2b.
A
Removing the	 -d term from	 the transformer terns 	 ratio re-
sults in	 figure 5.2.2c.	 Assuming	 that departures	 of the
states	 from their	 corresponding	 steady	 state values	 are
small compared to the steady	 state values themselves allows
the second order terms in figure 5.2.2c to be neglected; re-
sulting in figure	 5.2.2d.	 At this point	 the do operating
a
condition may be determined. 	 From equation	 (4.1.8), the do
values for the inductor current, 	 capacitor voltage and out-
put voltage are calculated.
-r
c_
VI
135
1
RS	 dRC //RL	 L
vn
IL•.►
Rc
RL
RC's L	 VC + Cl
Figure 5.2.1 : Boost converter circuit model realizations.
d'I L to
E
VI 10
Vp+ vp
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d' : 1
(a)
i
(D—d)RC))RL	 Rj
Vl +vl
VI ♦ V,
64:1
(b)
(C)
Vo Vp
^	
R.1 1 d	 RL	 10
k+
 PC, 0 is IL)	 T
Figures 5.2.2a-5.2.2e. Boost converter circuit model perturbation
and linearization.
•< > Ind
R C(DI,— IZd +
RC+RC	Dili
RC
Rl	 'o
C
k
VI+v1
o'RC	 0+1C
^TRl * RC
0
f
f
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D'R,.M Re//Rid	 R,	 l	 V. V.+;.
6.1
(d)
R	
ND I R^J/1t^d-01t^fRlil
	
•	 •
±4c
I
.	 ILd
RL'+RC
D' :1
(e)
	
Figure 5.2.2a - 5.2.2e	 (continued)
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-R^+D'R:
II RL _ D' RL,
IL	
L	
'Z "c VI
V	 D' R 	 1
C ^ - C ( RL+TIC
	0
(5.2.7)
(5.2.8)
(5.2.9)
V0	 C T l[ L
I, V  and V  can be found from equation (5.2.7).
R
VI	 1 + R
=	 I.
L (D^ 1 + RC R + R)
L	 (D') RL 	
R
VI	 1+^
Ve
	
'	 L	 _'L
and
1IVp VI
	
^-
	L 	 (D') R 	 L	 (5.2.10)
The do input voltage to do output voltage ratio is found
from equation ( 5.2.10)•
1
	
D. 
—.T—	 ( 5.2.11)
I	 1 +	 C - +	 F (1 + C)IS L (D^ RL
The small signal circuit model can now be found b y
 re-
moving the do operating conditions and rearranging
	 the
parameters into the circuit of Figure 5.2.2e. Thi s circuit
i
model preserves the input, output and average: state variable
properties of the boost converter.
The same process can be applied to the buck converter
and the buckboost converter. The discrete-average state=
equations can be determined for each of the above convert ers
with const.nit frequenc y
 control.	 These sets of equations are
4
t hen realized into a single circuit with an ideal transformeri
E
f	 as shown in Figs. 5.2.3. and S. 2..4.	 lntroducing the pert ur-
bations into the state and output. neglecting 	 the	 small
nonlinear terms a nd simplifying the structure. cane obtains
the circuits in Figures 5.2.311.1 and	 At	 this
point the do operating condiLions are determined from eyua-
t_ion kN. 1.8) .
	
They are listed it; Table
	 for each type
of converter. The small signal circuit model can be found t"v
removing they do operating conditions. which give they	 Cir-
cuits in Fi^Zurvs 5.2.3c.) and
140
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d*R
RLT ^ L
Vp+ `o
d1
DRS#Ri+Rs	L, lu"+y+Nj-IiRc#Ri)d
0
V 1 ._
1:dNS
Np
VO
IO
RL
IC
vi IO
r7 s
t:DNs	 p:t
Np
t VINE+VO-ILRC U RLId
Rc	 is No	 Vp
1:D
	
D':1
Figures 5.2.4x-S.2.4,. Buck/Boost Convertor Circuit Model
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TABLE 5.2.1
The oiscretE-average approximate do model operating conditions.
The detailed do operating conditions are listed in Appendix A.
BUCK BOOST BUCK/BOOST
VI VI	 + D	
Ns 
VI
IL (D') 
NP -I.(.02
 RL
VI D 
Ns
VC DVI D' D,	 NP	 VI
Vo
D
1 D	
Ns
VI D' D' NP
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To determine the small signal circuit model with constant
on time duty cycle control, the previously mentioned process
is repeated.
A small signal canonical circuit model is presented in
the next section, that will describe the buck, boost or
buck/boost converter with constant frequency, constant off
time or constant on time duty cycle control.
5.3 CANONICAL CIRCUIT MODEL
The objective of this section is to present a canonical
circuit model that describes the system's small signal oper-
ation. This model preserves the input, output and state va-
riable operation of do-dc converters. Middlebrook and Cuk
developed a canonical circuit model in [151 that preserves
the input and output properties, however, the state variable
information is lost. That model can't be used in the analy-
sis of multiloop systems, where the state variable in forma-
tion is needed for the feedback network.
Fig•5•:3.1is the canonical circuit model that can be used
for the small signal analysis of the buck, boost and buck/
boost converters with constant frequency, constant off time
or constant on time control. Table 5.3.1 lists the necessary
parameters. This canonical circuit model-can be used in the
small signal analysis of do-dc converters with multiloop
I
W,
144
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rable 5.3.1 Catlomica1 Cir:uit Modal Paramoter
Ruck	 R.wst Buck/Boost
I i IL	 0
NS
Np	 I L	 I
, Constalt	 Frequency.
^,vist ynt	 .;'	 tim• , I, 0	 IL IL
Constant ou time I
D	 Ii 1
NS	 D
NP
I p	 i	 I D' D'
I
R	 R R RS
L	 L L LS
^5
V	 I	 VI I	 V" _ I LRc !/PL NS	 VI + v  - ILRc//RL
Np
0 0 0
i1
Constant	 Frequency.
Constant off time
^
1^	 0 Rc	 IL
R
c	 IL	 II	 RL+ R
1	 c
RL+R 
c
D	 0
3
0 0
D^	 0 Re
	
D
RL + R
D'	 Rc
I
V	 VI	 V,	 ^S	 VI + Vo
Np	 1
T3 0 —1	 I L
R
RL c
R
L	 IL
+ 
Re.
trn,tant	 on	 time 1	 0	 0
I
0
 
I
n	 D
i
F711-3 0 ^	 II
.. 44 lit
. % J
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feedback.	 This circuit model preserves the input, output
and state variable operation of the system.
5.4 TRANSFER FUNCTION REPRESENTATION
The input to output transfer functions are determined
from equations (5.1.10), (5.1.11) and (5.1.12). These
transfer functions have been determined for the buck, boost
and buck/boost converters.	 Fig. 5.4.1. is the block diagram
of the transfer functions for the converters. 	 Tables 6.4.1.
anu b.4.2. coc ►tain the uefinitions of the block diagram for
each converter. These tables assume that R  — RL . for the
detailed expressions see Appendix A.
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Figure 5.4.1. Block Diagram of Transfer Functions for Buck, Boost,
and Buck/Boost Converters
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Chapter VI
PROPER MODEL SELECTIONS BETWEEN THE AVERAGE
MODEL AND T17E DISCRETE-AVERAGE MODEL AND SOME
MEASUREMENT CONCERNS
6.1 INTRODUCTION
The ESR of the output filter capacitor results in the
discontinuous waveform of the output voltage foi the boost
and buck/boost converters. Examining the output voltage, as
shown in Figure 6.1.1, one can see a double envelope. The
bottom envelope, (Fig. 6.1.1b), track: closely with the epa-
citor voltage and the top envelope, (Fig. 6.1.1a), in deter-
mined by two components: the capacitor voltage and the vol-
tage drop across the ESR of the output filt 	 ^apacitjr,
which
	 is	 the	 product of the inductor c!irrent 	 and
the ESR of the output filter capacitor. These two envelopes
with distinct phase shift represent different mo-dulation ef-
fects. In addition, there exists a third kind of modulation
signal, the duty cycle modulation, that is embedded in the
output voltage waveform.
The output voltage waveform is processed by an error am-
plifier and certain kind of compensation network to form an
error signal, that is fed into a Pulse Width Modulator (PWM)
to implement the duty cycle control.
151
a.
b.
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4
Figure 6.1.1 Output voltage waveform.
3.) Top envelope.
b.) Bottom envelope.
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The average model takes the average of the entire output
voltage waveform. It combines all of the three above men-
tioned effects and assumes the average waveform adequately
represents the original properties of the system. The dis-
crete-average model samples the output voltage at an appro-
priate time, depending on the specific mechanism of ramp and
error signal interaction which in turn determines the type
of d eity cycle controller used.
If the error processor is such that it performs a good
integration (averaging) of the output voltage so that all
three modulation components at the output voltage are com-
bined and together are formed as an i. egral part of the er-
ror signal, then the average model ^3 the more accurate one
to use.	 If the error processor is not a good low pass fil-
ter or only performs limited integration, the average model
will not be accurate.
	 The discrete-average model is then a
better model to use.
In summary, the proper selection of power stage converter
model between average model and discrete-average model
i
largely depends on the type of error processor in use.
Three examples ire presented to illustrate model selection
tailored to the compensation network design.
6.2 MEASUREMENT CONCERNS
154
Measurement of loop gain is often done in closed loop
fashion [24] by injecting an ac signal into an appropriate
location of the feedback loop. If the waveform at the point
where the injected signal is placed is "smooth" and well be-
haved, then the measurement data is accurate. However,
	
if
the waveform at the place where the disturbance is injected
is of a discontinuous fashion then the measurement data is
not accurate.	 Since the output voltage of the boost and
buck/boost converter is of a discontinuous fashion, the loop
gain measurement needs to be performed with great care.
For simplicity, consider the following case: 	 the con-
verter output voltage is approximated by a duty cycle modu-
lated, square wave as shown in Figure 6.2.1a. A sinusoidal
waveform is injected in series with it, the composite wave-
form (vo + vs ), Figure 6.2.1b, is both amplitude and pulse
width (duty cycle) modulated. The amplitude modulation com-
ponent of the waveform is primarily responsible for the de-
sired duty cycle modulation; the pulse width modulated
component of the waveform is merely an effect of the duty
cycle modulation and is not responsible for the modulation
of the duty cycle.
Under this circumstance, the measured data obtained from
the gain and phase meter, no longer provide results corre-
lating to the model prediction.
155
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a
i
b
Figure 6.2.1 a.) Approximate output voltage waveform.
b.) Output voltage plus injected signal waveform
both aripl i tude and pul Fe w idtl, modulated.
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When the circumstances determined that the measurement
was proper, the model verification was performed by opening
the loop between the compensation network and the PWM and
inserting an a,- signal. The loop-gain measurement was per-
formed with a gain and phase meter and the measurement data
then compared with the analytical predictions. If the con-
trol loop waveforms are such that it circumvents proper mea-
surement of gain and phase, the model can be verified only
at a particular operating point at which system instability
occurs.	 The system instability can be induced by changing
the gain of the feedback loop,
	 as will be discussed in the
next section.
6.3 THE OPEN LOOP TRANSFER FUNCTION
The buck/boost do -dc converters with a single loop feed-
back and a constant frequency (43.5 KHz ) duty cycle cont-
roller is used to verify the model. The circuit diagram is
shown in Figure 6.3.1, the numerical values are:
Rs
 = .2.N , Rc = .27A , RL = 611 , C = 330 ,9 f
L = 130 ah, Vo = 5v
and .23 < D < .78.
The expression of interest for this verification is the
open loop transfer function. This is found by opening the
loop at point X, indicated in Figure 6.3.1, and determining
the transfer function from A to B. Starting at A and pro-
15 7
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ceeding cl,.,ckwise, each portion of the loop is examined as
E
follows.
The PWM is a naturally sampled modulator	 The describ-
ing function is a simple do term, Gm and from [23] is equal
to the inverse of.tht peak to peak voltage of the clocked
ramp signal. For this system Gm is equal to .36. The duty
cycle to output voltage transfer functions for the average
and discrete-average models are found in chapters III and
IV, respectively. The duty cycle to output voltage transfer
functions are termed GA (S) for the average model and GDA(S)
for the discrete-average model. Finally, the compensation
network transfer function needs to be determined. Note the
two series, inverting op amps with a variable resistor in
the feedback of one op amp and a unity gain configuration
for the second. This network is used to push the system
into instability by increasing the loop gain by a factor, G.
This is for the purpose of verifying the point at which sys-
tem instability occurs, when the gain and phase measurement
are determined to be inaccurate. The transfer function for
the compensation network is:
G^ (S) = 1 G (S(R, + R2) C, + 1)(SR I C + 1) (6.3.1)
sR 1C2( SR2C1 + 1)
The open loop transfer function is:
s1
.^
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G
oL (s) = GmGA (s)Gc (s)	 (6.3.2)
for the average model and
G
oL
(s) = GmGDA (s)Gc (s)	 (6.3.3)
for the discrete-average model.
6.4 TYPE 1 COMPENSATION NETWORK
Figure 6.4.1 is a sketch of the gain asymptotic plot of
the 1st compensation. Essentially, it is an integrator with
a large amount of attenuation. The numerical values for
this type of compensation are:
R1 = 750 KSL, R2=9.1Kn ,R3=0.,C1=3900pf
and C2=8200pf.
The compensation network transfer function is:
Gc(s) = 2 G
	
	 (s(Rl+ Rg) C, + 1) 	 (6.4.1)
sR 1 C 2 (sR 2C 1 + 1)
Figure 6.4.2a shows the converter output voltage wave-
'
	
	 form. Figure 6.4.2b and c show the output of the compensa-
tion network, the error processor signal, and the clocked
ramp signal. This photograph was taken with V I = 20 v - The
effect of the high attenuation can be clearly seen.
.054	 4.4
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Figure 6.4.1 Asymptotic plot of the 1st compensation transfer
function.
a.
b.
C.
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Figure 6.4.2 a.) Output ^ultage.
b.) Error processor signal.
c.) Clocked ramp signal.
Scale:	 vertical Iv/div.
horizontal 5 us/div.
162
To establish the accura:y of the average model over a
range of duty cycle, three difierent duty cycles were exa-
r.inen with G=1. Figure 6.4.3 is a Bode plot of the open
loop transfer functic, ,i and measurement data with V I
 = 45v
and D =.23. The data follows closely with the average mo-
del, over the entire frequency range. Increasing the duty
cycle to .40 ( V I
 = 20 v ) Figure 6.4.4 shows that the data
follows the average model Bode plot. For a high duty cycle
equal to .78 and V I
 = 6v, Figure 6.4.5 shows that the gain
measurement da_a tracks closer to the average model predic-
tion and the phase is not closely followed by either model.
From Figures 6.4.3 - 6.4.5, the average model is more accu-
rate at lower duty cycles.
To ascertain that the both model and measurement data de-
scribe accurately the physical behavior of the circuit, the
following experiment was condticted. The system is pushed
into instability by increasing G, keeping the duty cycle
constant. The value for D is chosen to be .40. As shown in
Figure 6.4.6, the discrete-average model predicts the system
to be unstable for G = 3. But in Figure 6.4.7, the average
model predicts the system to go unstable for G = 18. Fig-
ures 6.4.8 - 6.4.10, show the open loop transfer function
bode plot with measurement data at G equate to 3, 5 and 7,
respectively. In each case the data follows the average mo-
3
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del. Figure 6.4.11 shows the output voltage waveform prior
to the occurrence of instability. At G = 14 . 25 the system
goes unstable with the resultant output voltage shown in
Figure 6.4.12. This is only 2 db lower than the average mo-
del prediction. At this value of G the average model indi-
cates a phase margin of approximately 8°.
Based on the above presented measurement data, it is
quite obvious that the average model is more accurate than
the discrete -average model. This is due to the fact that
the particular chosen compensation network performs a good
integration ( averaging) of the output voltage so that all
modulation components ( mentioned in 6.i) of the output vol-
tage are combined and together form an integral part of the
error signal.
6.5 TYPE 2 COMPENSATION NETWORK
Figure 6 . 5.1 is a sketch of the gain asymptotic plot of
the 2nd compensation. This type of compensation does not
integrate or highly attenuate the error signal at high fre-
quencies. The numerical values for this compensation are:
R 1 =750K.R, R2=9. 1KS1, R 3=9. 1Ks1 , C1=3900pf
and C 2_8200pf .
The compensation network transfer fur._-^r • is:
G (s) _ - 
G (s(R,+ R 2 ) C y 1)(sR I C 2 + 1) (6.5.1)
C
	 sR1C2(SR2C1 + 1)
t
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Figure 6.4.11
	 Output voltage.
Scale:	 vertical
	 lv/div.
horizontal
	 lms/div.
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Figure 6.4.12 Output voltage (unstable).
G= 14.25
Scale:	 vertical	 .2v/div.
horizontal	 50 us/div.
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Figure 5.5.1 Asymptotic plot of the 2nd compensation transfer
function.
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Figure 6.5.2a shows the converter output voltage wave-
form. Figure 6.5.2b and c show the output of the compensa-
tion network, the error signal and the clocked ramp signal.
Notice the discontinuity of the error voltage waveform.
Figure 6.5.3 is the Bode plot of the discrete-average
open loop transfer function. This plot indicates that the
system will go unstable at a gain equal to 10. Figure 6.5.4
is the average models Bode plot. This figure indicates
that this system will not go unstable for an arbitrary high
loop gain. The measurement data for G equal to 1, 2 and 3
is plotted with the discrete-average and average model in
Figures 6.5.5-6.5.7. The measurement data is taken from a
wave form that is discontinuous. Under this circumstance th-
measurement data obtained from the gain and phase meter no
longer provide results correlating to the model prediction,
for it is quite obvious if one observesthe rather erratic
measurement data give in Figures 6.5.5--6.5.7.
Figure 6.5.8 shows the error processor signal just before
instability. The gain is determined by measuring the ripple
of the error processor signal and comparing it with that of
the output voltage. The gain, G, just before instability
was determined to be equal to 4.6. The output voltage is
shown in Figure 6.5.9. For G greater than this gain value,
ia
b.
C
t	
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Figure 6.5.2 a.) Output voltage.
b.) Error processor signal.
c.) Clocked ramp signal.
Scale:	 vertical	 Iv/div.
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	 10 us/div.
ORIWINAL PAGE IS
OF POOR QUALITY
^
.	 CD	
Gain
 
G	 16
G
\ ^
-_---__---_____-__^__^t o o .
.=p^	 /oolo.__.--_
rncoo^wc, /xo
a.)
m
\^
^
.o.	 loc.-- _	 ^^	 -/"~^	
.M^.
	 `^^"F«^««E,^` 'Hs
b')
Figure 6.5.3 Di screte-Average open loop transfer function bode
plot (2nd compensation.)
G= l, 3 "
 5, 6, 12, i4, l^'
..^ 11
Phase
P!- ase
178	
PA C- k
OF POOR QUALITY
Ga in
—9
Qo
O
og
\`^;	 G = 16
16
G - 1
too.	 Inoo.
FRE q UENCT (HZ)
C^
loc.
	 Ic00.	 106 U
b.)
Figure 6.5.4 Average open loop transfer function bode plot
(2nd compensation).
G = 1, 3, 5, 8, 12, 14, 16.
ju
i^
1
j
ORIGINAL PAU t^
179
of ppaR 
QUALI CY
s
i
	
NJ	 •	 Gain
	
I	
Ia
J00 1
CL
o
	
g	
^^°daa^ A
	
WMI	 AGain meas urement \
	
CL	 \0
	
8	 ^
B
8
Ic ^a,;.	 I000m^
FAEUUEthCr IH.I
a.)
0
Phase
	
o	 ^
	
W^	
^l•.1 t M ^'.....
	
L.1`^	 i • f `	
` `\
uci
* Phase measurement
i
	
o	 ^
loco.
FRE	 r,,
b.)
Fi ure 6.5.5 Open loop transfer function Bode plc,
(Ind compensation).
G	 1, d-.40
A - Average Mode 1
B - Discrete-Average :-,del
ORIGINAL PAGE IS
180
	 OF POOR QUALITY
8
	
8	 e ea
mo
Cl.^Zo¢`I
	
cry !	 A Gain
o ;
erg!
zo!
	
os^	
'
0
o0
too.	 IT*
FRECUENCT (HZ,
.a.)
00
n
00
	
o	 ?If
	
o f	 ^0
	
21	 k
Gain
\ B
	
1
J
t000a.	 to^a.o.
Phase
	
W^	 ^V
No
^o
	
o	 * Phase	
, ,n 	 s.. A
ti
o0
mto.	 Co.IIGO"	 !00:10.	 tOGCOJ.
FRECUE'::' !y[
b.)
Figure 6.5.6 Open loop transfer function bcde plot
(2nd compensation)
G=2, D = .40
A - Average
B - Discrete-Average
s
L^	
LAM
D'ouco.
ORIGIN QUALMO
isl
FRE4GENCT W)
a.)
o
S.	
Phase
_G
N 	^ 3X
N ^,
W
Wes:
WoN	 i
n .
„ W 	A
g	 * Phase	 B
loo.	 ICOO.	 10000.
FRFC'.;ENCT (HL)
b.)
Figure 6.5.7 Open loop transfer function bode plot
(2nd compensation)
G = 3, D = .40
A - Average
B - Discrete-Average
1000",.
t5
l
j	 182
1
ORIGINAL Pk 'E ;9
OF POOR WAL"Y
Figure 6.5.8 Error processor signal just before system
i ns tab i 1 i ty.
Scale: vertical	 .2v/div.
horiz.,ntal 5 Ns/div.
Figure 6.5.9 Output voltage.
Scale: vertical
	 .2v/div.
horizontal 50 Ns/div.
the system goes into unstable operation, indicated by the
output voltage in Figure 6.5.10. This is lower than the
discrete-average prediction. However, the phase margin det
ermined by the discrete-average model at this value of G is
approximately 14 0 . The average model phase margin is ap-
proximately 570.
Since this type of compensation is not a good low-pass
filter which performs only limited integration, at low fre-
quencies, the discrete-average model is more accurate.
6.6 TYPE 3 COV?ENSATION NETWORK
Figure 6.6.1 is a sketch of the gain asyml.totic plot of
the third compensation. This compensation has the following
numerical values:
R1=750KA , R2=20KSL , R3=4.7Kft , C1=3900pf
and Cx = 8200 pf.
The compensation network transfer function is:
G ( S ) = 1 0 ( S (R I + Rg)C,+ 1)(SR IC2+ 1)C	 2	 SR1C2(SR2C1 
+ 1)
Figure 6.6.2 shows the output of the com-
pensation, the error processor signal, the output voltage
and the voltage drop across the power stage FET, V DS Notice
the discontinuity in the output voltage.
t.
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Figure 6.5.10 Output voltage (unstable).
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.2v/div.
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Figure 6.6.1 Asymptotic plot of the 3rd compensation transfer
function.
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Figure 6.6.2 a.) Output voltage.
Scale: vertical lv/div.
b.) Error processor signal.
Scale: vertical .2v/div.
C.) ADS
Scale: vertical 20v/div.
horizontal 10 Ns /div.
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Figure 6.6.3 is the Bode plot of the discrete-average
open loop transfer function. Figure 6.6.4 is the average
model's Bode plot. This figure indicates that this system
will never go unstable. Figure 6.6.5 is the measurement
data, the discrete-average and average model for G equal to
1. Figure 6.6.6 is the measurement data for G equal to
1.75, 3.17, 3.75 and 4.7. There is a great difference in
phase as the gain, G, is increased. There is also a notice-
able change in the shape , of the gain plot as G is increased.
The measurement data is taken from a waveform that is dicon-
tinuous with amplitude and pulse width modulatio, , . Under
this circumstance the measurement data obtained from the
gain and phase meter no longer provide results correlating
to the model prediction .
Figure 6.6.7 shows the error processor signal just before
instability occurs. Comparing this with the output voltage,
the gain, G, is determined to be 4.7. The output voltage
waveform and voltage across the FET is shown in Figure
6.6.8. For G greater than 4.7, the system goes to unstable
operation as indicated in Figure 6.6.9. This is very close
to the discrete-average model prediction of G=4. The aver-
age model at G=4 predicts a 30 0
 phase margin.
This type of compensation network is commonly used. It,
however, only provides a certain fixed gain attenuation at
f
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Figure 6.6.8 a.) Output voltage.
Scale: vertical 1v/div.
b.) ADS
Scale: vertical	 20v/div.
horizontal 50 Ns /div.
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,A
Figure 6.6.9 a.) Output voltage (unstable).
Scale: vertical	 1v/div.
b.) VpS (unstable).
Scale: vertical	 20v/div.
horizontal 50 Ps/div.
high frequencies. Although, measurement data tracks closely
with the average model as illustrated in Figure 6.6.5, both
informations are incorrect. It is quite evident that the
discrete-average model is more accurate.
6.7 SUMMARY
As illustrated in this chapter, the nature of the compen-
sation network determines the appropriate model to use.
When the compensation performs a good integration( an effec-
tive low-pass filter) so that all modulation components at
the output voltage are combined and form an integral part of
the error signal, the average power stage model is the more
accurate one. When the compensation is not an effective
low-pass filter or only performs limited integration, the
discrete-average model is the more accurate one.
In addition, the measurement data is not accurate if the
waveform to be evaluated is of a discontinuous nature.
Since the output voltage of the boost and buck/boost con-
verters are of a discontinuous fashion, the measurement needs
to be performed with great care. When the compensation per-
forms a good integration, the measurement data can accurate-
ly be obtained by opening the loop between the compensation
and the PWM. The loop should not be opened right after the
,converter output, because of the discontinuous nature of the
output voltage. The measurement data is inaccurate when the
197
compensation is n ,
-..t a good low-pass filter.
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IChapter VI I
MODELING OF DC-DC CONVERTERS IN THE
DISCONTINUOUS MODE
7.1 XNTRODUCTTON
A do-dc converter enters the discontinuous mode when the
energy stored in the inductor during the TON interval (men-
tioned in Chapter II) is completely released to the load pri-
or to the end of one complete switching cycle. The discon-
tinuous mode of operation can be caused by a reduction of
inductance in the energy storage inductor, a reduction of
the switching frequency or an increase in the load resis-
tance. This results in the switch and diode current becom-
ing a zero value for a portion of the switching period. The
condition that the inductor curent is zero is only true for
the conventional indi.ctive energy storage converters such as
the buck, boost and buck/boost converters. However, for a
capacitive energy storage converter such as the Cuk Convert-
er [22] the inductor current value is nonzero; yet it is
maintained at a constant va-ue during a portion of the TOFF
interval.
Certain abrupt changes often can be observed in the
converter breadboard performance, when the discontinuous
mode is entered. [12] For example, the system order
198
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is reduced by one, the transient response may change from
oscillatory to well damped and the audio .susceptibility is
improved. The stability nature can be changed from an un-
stable system to a stable one. However, to maintain the
same inductor current do level as in the continuous mode,
the switch is subjected to higher stress and switching losses.
Various modeling techniques have been presented, describ-
ing the converter in the discontinuous mode. These have
been mentioned previously in Chapter I. The purpose of this
chapter is to evaluate these modeling techniques and, •:o
determine a power stage model that is easy to implement,
gives physical insight into system operation and preserves
the input-output and state variable relationships. The mo-
del should be general and the process by which it is deter-
mined, straightforward , so that it could be applied to any
converter. From the modeling techniques that have been men-
tioned in Chapter I, two viable techniques are discussed.
They are the Discrete Impulse Response Technique [12] (al-
ready discussed in Chapter II) and the averaging method of
Middlebrook and Cuk [16].
A comparison is made between the average model and the
discrete model. There is virtually no difference in the re-
sults of these two models. However, the average model is
>t a general and straightforward one and the discrete mo-
t
f	 -
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4
del is complex and cumbersome with little physical insight.
The discrete-average model for the discontinuous mode is in-
R
troduced.	 The model gives the same results as the average
model but is general and straight forward.
7.2 AVERAGE MODEL
The switching roculator power stage, during one cycle of
operation, can be represented by three piecewise linear vec-
tor differential equations as showy. by (7.2.1), (7.2.2) and
(7.2.3). For the boost converter these equations represent
a specific circuit topology as shown in Figure 2.3.1.
$ 1=A1	 1+blv= during TON	 (7.2.1)
5 2=A2 x 2+b2VI during TF1	 (7'2'2)
x 3=A3 g 3+b3VI during TF2 (7.2.3)
The time intervals TON , TF1 and TF2 are defined in Figure
7.2.1. The representations are averaged in the same fashion
as in the continuous mode to give a single period represen-
tation, as shown below
iL
ima)
TON	 TF1	 TF2
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Figure 7.2.1 Instantaneous inductor current.
-steady state
------perturbed state
F	 ^_
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"r'he
average state x is continuous and is equal to the average
inductor current, iL
 and average capacitor voltage, Vc
 In
order to explain the observation of the order reduction in
the system, the concept of discrete derivation is intro-
duced.
As seen in Figure 7.2.1, 	 the instantaneous current is
restricted in its trajectory since
1L (0)_iL (TON + TF1 ) - 1 L (TON TF1+ TF2 )=0	 (7.2.5)
and i(t) - 0 for TON+
 TF1 <t <TON+ TF1+ TF2
This is an incorrect general assumption on the inductor cur-
rent since the inductor current in the Cuk converter does
not fall to zero.
The discrete derivative for the inductor current is de-
fined as
i L (TON + TF1 + TF2 ) - iL(0) (7.2.6)
TON + TH + TF2
i- --a
.2
and under the
ever, this is
dition on the
This discrete
ous average m
tem order.
conditions in (7.2.5) is equal to zero.
	 How-
a discrete equation used to determine the con-
inductor current after it has been averaged.
condition is then introduced into the continu-
Ddel in order to justify the reduction of sys-
The authors further introduce a "new inductor
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current quantity as a substitute for the continuous averaged
inductor current as shown in Figure 7.2.1. The somewhat
ambiguous justification for this subst1tution is to repre-
sent the departure of the state from the steady state and
is perturbed when a perturbation is introduced into the input
as shown in Figure 7.2.1. The newly introduced variable isn't
a true average variable. At this point the model is perturbed
and linearized. Introducing variations in the line voltage
and duty cycle ratio by the following substitutions
d l = D + , d2 - D 2 + dA	 , d 3 - D 3 + d
V  = V  + V 
will cause perturbations in the 'state' and output, as shown
below.
max	 Amax
XX= X + = 2	 +	 2
Yc	 Vc
(7.2.8)
V  = V  + 
V 
Makin the above substitutions and assuming that departures
of the states from their corresponding steady state values
are small compared to the steady state values themselves al-
lows 2nd order terms to be neglected. 	 The average model in
final form is shown below. The do model is:
X - -A-1 bV 1 	(7.2.9)
The ac model is:
X	 Ax + bV I + a[(A 1 -A 3 )X + (bi- h3) V I J + a2^( A 1 - A2)X + ( b 2- b3)VI)^
(7.2.10)
W 1
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a	
0
where z 
s dA
dt
This model can be expressed in state variable, 	 transfer
function and circuit forms. But an incorrect assumption is
made on the inductor current, as is summarized in the fol-
lowing.
In [22] while discussing the Cuk converter in discontinu-
ous mode it is stated that "Namely, as has been cu4tomary
with all so-far known cases of the discontinuous inductor
currents, they are assumed to start at zero and fall to zero
current level, as in" Figure 7.2.1. "This, is however wrong
and leads to some contradictory results." [22] One of which
is that the do voltage gain is independent of the duty ra-
tio.	 [22] Therefore, the average model for the discontinu-
ous mode is not a general one. There are conditions for a
particular case that have been incorrectly applied to a gen-
eral case.
Those conditions are:
1. The inductor current is zero for a period of time.
For the inductive energy storage converters such as
the buck, boost and buck/boost converters this is
true, but for capacitive energy storage converters
such as the Cuk converter, this is not true [22]. In
order to correct this, constraints must be applied to
the average model after it has been developed.
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2. A discrete equation has been applied to a continuous
equation.
Because this particular condition is assumed for general
application, constraints must be introduced after model der-
ivation to the average model in order to analyze the Cuk
converter in the discontinuous mode [22]. Therefore, this
model is not general and the process to obtain the expres-
sions is not straightforward, since constraints based on the
particular type of converter must be introduced.
The transfer functions are illustrated by the block dia-
gram in Figure 7.2.2. The blocks in the diagram are defined
in Tables 7.2.1 and 7.2.2 for each converter. These trans-
fer functions are from [16].
7.3 DISCRETE IMPULSE RESPONSE MODEL
The representation of the conventional dc.-dc converters
discontinuous mode by the Discrete Impulse Resonse Technique
has already been discussed in Chapter II. As shown in Chap-
ter II, the process by which the model is obtained is a very
complex one. Furthermore, the expressions are very cumber-
some and can only be expressed in the transfer function
form. This impedes its practical usefulness and physical
insight into the system operation is not easily obtainable.
However, this model is accurate to one-half the switching
frequency.
The discrete model transfer functions are listed in [12].
s
s
A
V'
a
A
V.
Figure 1.2.2 Block Diagram of transfer functions of
Buck, Boost and Buck/Boost converters
in Discontinuous mode.
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Table 7.2.1 Block Diagram Transfer Functi_.m Parameters
Buck Boost Buck/Boos
F 
v v Ns Vo
v N VI
FD
VI
V
2 U (l +	 )
_D (l +
V Ns DIVV
I	 o
v
1 P	 20
F I I 1
+	 $ I +
	
s (	 1 +	 s
cuP w P (ap
.^...,.
	 140^40 to
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Table 7.2.2 Fp Block Diagram Parameters
wP
Buck
V
RC 1 +	 I )V
I
V
o
300st
V
1 + V °V
RC 	
)
o	 I
2
Luck/Boost
^L
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7.4 COMPARISON OF THE DISCRETE MODEL AND THE AVERAGE MODEL
A comparison of the discrete and average models is made
on the basis of transfer functions. The transfer functions
of the buck, boost and buck/boost for each have already been
presented in the previous sections.
The transfer functions from both models contain only one
pole and no zeroes. Any other comparisons of the expres-
sions would be difficult to obtain because of the complexity
of the expressions of the discrete model.
One example is presented here and three more are shown in
Appendix B. The load, frequency and energy storage induc-
tance are varied. This example is the boost converter with
the following numerical values (refer to Figure 1.1.1):
R
R  = . 17SL
L = 3 6.2 N.h
C = 300 rf
RL = 50.  -CL
Vo = 37.5v
VI = 28v
Tp = 33.3 /,ts
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Figures 7.4.1-7.4.6 show virtually no difference in the .l
two models.
Therefore, from the results presented, the average model
is as accurate as the discrete model. However, the average
model derivation is not general and certainly less rigor-
ous. The defficiency of the average modeling technique for
the discontinuous model, necessitates the development of a
discrete-average modeling technique and is presented in the
next section.
7.5 DISCRETE-AVERAGE MODEL IN THE DISCONTINUOUS MODE
This technique determines the solution vector for each
interval TON, TF1 and TF2 in equation (7.2.1-3). The gener-
al solution for (7.2.1-3) is :
-A T
4(to+ ot) ='eAK`t[4(t0 ) + e K b Kv l dT] (7.5. 1)
0
with K - 1, 2, 3.
-A T
Let e K = I - A K T	 (7.5.2)
AK t
and e	 I + AK t.	 (7.5.3)
Integrating and expanding the above equation and neglecting
the higher order terms, [13] the desired solution i:_
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x*(to+ t)	 x(t0 ) + [AKXK (t0 ) + bKV I I t (7.5.4)
The solution vector for the complete cycle is determined
by repeated use of (7.5.4) for the intervals T ON TFl and
TF2' Neglecting all of the higher terms, the solution is
x((n+l)Tp ) = x(nTp ) + [A l x(nTp) + bivI] 
TON	 (1.5.5)
+[A2x(nTp ) + b2v1] TF1 JA	 3V+ b3VI] TF2.
Rearranging the above equation, dividing by T  and letting
d l = Jri , d2	 Tf 1 and d 3	 Tom_ results inT
F	 TF
x((n+l)Tp ) - x(nTp) _ ( A l x(ATp )	 blvl)dl
T 
	 (7.5.6)
+(A2 x(nTp ) + b2V I )d 2+(A 3x(nTp ) + b 3 V I) d3
The discrete derivative is defined as
z(nTp)	 R	 p	 (7.5.1)
T 
Substituting ( 7.5.7) into (7.5.6) the expression is shown
in a general form as:
f
	
(AT ) I
	 rf l (x•	 l • d 2 , d 3= u)
x(nT)	
i 
^	
dP	 (7.5.8)
P) J ^C (nTp )j
	[f2(j, d i, d 2, d 3, u)
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where u is the input vector. The condi%tions for the discon-
tinuous mode are applied as follows. The discrete deriva-
tive of the inductor current (7.2.6) is zero, so that the
above system has been reduced by one order. This leaves the
capacitor voltage, as shown below.
VC WP) z f 2 (x, d l , d 2 , d 3 , u) I i (nT ) , 0 (7.5.9)
_	
L p 
From the other equation
fl(x, di, d2, d3. ^)	 sO
i
L
WP	 0	 (1.5.10)
expressions for d 2
 and d 3 are found, substituting in to
(7.5.9) leaves
VC(nTP)	
f2(X' dl' M
.
)	 (7.5.11)I i (nTO
L p
F
	
	 The output expression is determined by sampling the aver-
aged state. The appropriate sampling point must be chosen
according to the type of duty cycle control employed. Fig-
ure 7.5.1 shows the discontinuous output voltage waveform
for the boost and buck /boost converters. The error proces-
sor signal is the attenuated, inverted output voltage rip-
:-- a
219
ORIGINAL PA^= ' y
OF POOR QUAD Y
A
'	 8
TON	 TF1	 TF2
Figure 7.5.1 Boost and Buck/Boost output voltage waveform.
(Discontinuous model)
4
ple. The intersection of this waveform with a ramp signal
determines the duty cycle. For constant frequency and cons-
'220
tant off time control the intersection of the error proces-
sor signal and the clocked ramp signal occurs at point A,
the TON part of the output voltage, similar to that de-
scribed in Figure 7.5.1. For a constant frequency and cons-
tant off time controller, the sampling should be chosen at
the beginning of the cycle.
R
v 0 WP ) =R
L 
+R V C WP)
c
(1.5.12)
For the constant on time controller the intersection of
the error processor signal and the clocked ram p signal oc-
curs at point B, the TOFF part of the output voltage. A mo-
dulation in the duty cycle would correspond to a modulation
in the TOFF part of the output voltage ripple. For this
type of control, the sampling point should be chosen aL the
end of the cycle. For the buck, boost and buck/boost con-
verters the output expression for the end of the cycle is
the same as the one for the beginning of the cycle because
iL is equal to zero at those points in the switching cycle.
The ouput expression can be expressed as:
R
vo (nT.)	 L	 V0(nTp)	 (7.5.13)
R  + R 
VI
RL
or
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The state equations are assembled into the form of (7.5.8),
resulting in
_d2 _ d3	
d3	 I (nT )	 d+d, } d
--
	
{1PI	 +I
o	 L1 L 1 +L2 o L 1 +L2 	 L1	 Li L2 1
z(nTP)	
o	
_T o
	
IV1(nTP) +
	
o	 'V1
1	 (7.5.1E
o	
d2	
o d	 12(nTP)	 o
_ 1	 0 ^ - R1^. V2 (nTP )	 C2	 L ^ L
	 ^ L
As it has been noted previously the currents 1 1 and i 2 fall
to a non zero level [ 22]. The onset of the discontinuous
mode is determined by the diode current falling to zero,
while the switch is off.	 The diode current is i t + i2 and
when that quantity falls to zero, the discontinuous mode is
initialized.	 This results in the conditions
i 1 (nTp ) + i 2 (nTp ) = 0 (7.5.17) and
(i 1 (nT P )	 +	 i_ 1 W P )	 =	 0 (7.5.18)
Substituting	 (7.5.17)	 and	 (7 . 5.18)	 in to	 ( 7.5.16)	 reduces
the system by one order resulting in:
i 1 (nT	 ) 0	 - d2
—
- d3 d3 il(nTp)P L 1 L1+L2 L1+ L2
d 2+ d3
X	 (nTP )	 = V 1( nTP ) _ C 0 0 V1(nTP)1
_ 1 +d+dg 0 1 V2(nT )
C 2 RLC1 P
^v
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a
rd+d, +	 d
+	 L1	 L1+ L2	 V I	 (1.5.19)
0
0
The output expression_ is determined to be
Vo (nTp ) = V2 (ICp,)	 (7.5.20)
order to eliminate the d 2
 and d 3 terms From (7.5.19),
the equations for i_(nTp ) and i 2 ( nTp ) are determined.
il(nTP) 	 (L1 Ld3) Vlf^^rp) + dL,+L2Vo(nTP)	
(7.5.21)
3
+(dd 2+ d L^ V I1	 1+ 2
d+d
i 2 (nTP ) = d— v,(nTP ) -	 2 vo (nTP )	 (7.5.22)
2	 2
Assume that the voltage drops across the inductors are
small compared to VI (nTp ) and Vo ( nTp ) at the time instant
equal to nTp
 so that
Vl (nTp ) = V0 (nTp )+V I (nTp )	 (7.5.23)
Substituting ( 7.5.23), (7.5.22) and (7 . 5.21) into (7.5.16)
givesthe following result.
)
d2(nT	
V (
) =	
InT P
	 d(nT)	 (7.5.24)
P	 V0(nTP)	 P
U
Another equation
that equation is
Substituting the
nates the d2
 and d3
obtain the time equ
226	 ORIGINAL PAGE IS
c f POOR QUAMY
relating d 3
 with d 2 and d is needed,
d3 = 1 - (d + d 2 ) (7.5.25),
equations (7.5.24) and (7.5.25) elimi-
terms in (7.5.16). The next step is to
ivalent system by letting t = nTp , this
results in:
is ( t ) _
V 1	 V	 V
0	 - ^1 (^ d) - ^ 1+1 21-( 1 + Yo)d) (1-(1 ^o)d)
L + L
1-d	 0	 0
C1
V
- 1+(1+ V I ) d	 1
0	 0	 R  C2
C2
1(t)
1(t)
(t)
2
(1+ I^ ) d	 +	 1 -(1+ 7) d i
+	 °	 V
L 1	 L1 + L 2	 I
0
0
V OW = V2(t)
(7.5.26)
The model is perturbed by making the following substitu-
A	
'^tions, d=D + d, V -I -V I + vI  1 1= I l+ i l l v 1=V 1+ v if V 2 -V 2+ V2
n
and Vo=Vo+ v O ; assuming that departures from the steady
state are small, allows the higher order terms to be ne-
glected. The do model is:
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1 V I	 1	 VI	 VI	 —	 -,0	 -	 (^) -^1+L
	
(1+)
 D)	 (1-(1 V--) D)	 110
L 1 + L2
0= 1-D
	
 0	 0	 V1 i
1 + (1+ VI ) D	 i
CZ	 RLc2
	
V 2
	
(1 o' D	1— (P )D
Vn
+ L1	 + L1 + LZ Y
I	 (7.5.27)
0	 i
0
Va = V2
In [22) the Cuk converter do model is determined by in-
troducing constrants into the do equations." These equations
were determined by averaging the state space equations for
the three switched networks... specifying the do regime,,
[22]. There contraints are entered after the continuous sys-
tem has been derived. The do values from that analysis and
the above are determined to be the same.
The ac model is:
rt
3
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v	 v	 V
0	 ^lyo D 'Li+L 2 ( 1 -(1+ va) D)	 (1 -(1+ VI D)
•	 0
x^'	 0	 0	 x1	 _
	
- 1 + (1+ VI) D	 0	 1
Vn	
RLC
C 2	 2
	
(1 + moo) D
	 1 -(1+ I ) D	 v v
	 V
+	 O	 + __l+ ..I 
_
--2-
+	 L 1 	 L1 + L2	 L1 ! - 1 +L 2 L1+L2
+ y I ( Li _ ^i+ L D
	
v	 A
vI
0
0
-- V,_ - _V2_ 1	 1	 V1	 V1 _	 V2	 V	 1	 1	 vI
	
L1+ L 2 L 1 +L 2 + V
	
+ (I( L1 L1+L2)	 71 + L 1 + L 2
 L 1+ L 2+ I( Ll-L1+L2))vo
+	 0	 d
0
(7.5.28)
vo = vi
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In [22] the system is only observed to be a third order
system, there is no small signal model presented with which
the above model can be compared. The system is determined
to be third order by noting the behavior of the sum current
it + i2 , which rises and falls to a zero level. Again this
observation is determined after the model has been placed
into a continuous time system.
In summary, the discrete-average model has been deter-
mined for the discontinuous mode. The model is accurate and
has been demonstrated to be general by its application to
the Cuk converter. The discrete-average model with the re-
sults described above, is determined to be the more desire-
able one to use.
'f
Chapter VIII
CONCLUSIONS AND FUTURE WORK
8.1 CONCLUSIONS
In Chapter I an overview of do-dc converter models was
a'	 given. The analytical techniques provided a closed form sol-
ution. From these techniques, two viable ones were chosen in
order to determine a new model. The discrete technique [12]
is able to track the output voltage waveform accurately, but
is complex and cumbersome to use and is nor ►rally expressed in
the transfer function form. The average model [14,15] averages
the output voltage, is easy to use, and can be expressed in
state variable, cir--u t, and transfer function forms. The ob-
ject, then, was to combine these two models, obtaining a new
model that is able to accurately track the output voltage, is
easy to use and can be expressed in state variable, circuit
and transfer function forms.
Chapter II presented the average model in the continuous
mode and extended inputs to include the load disturbance with
the input voltage and the duty cycle ratic. A boost converter
example was used to illustrate the development of the general-
ized modeling approach. A canonical circuit model of the buck,
boost, and buck/boost converters was then presented. This model
preserves the input, output and state variable properties of
the converter and can be a-plied to any feedback control scheme.
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The canonical circuit model presented earlier in [151 cannot
be used in multiloop control schemes. The discrete model for
continuous mode and discontinuous mode was derived in [12].
Essentially, the discrete model tracks the envelope of the out-
put voltage waveform, neglecting the switching ripple and con-
centrating on the long range trend of the waveform. The aver-
age model effectively smooths out the switching ripple, result-
ing in a waveform that also indicates the long range trend.
Using the boost converter as an example, the transfer func-
tions of the average model and discrete model were compared.
The difference was determined to be in 
-S2 
term in the aver-
wzWa
age model, which adds additional phase lag to the system, in
the high modulatory frequency range. This difference is caused
by the average model's representation of the voltage drop across
the ESR of the output filter capacitor. This voltage drop con-
twins two modulation components, pulse width and amplitude. The
average model averages these two effects.
In Chapter IV a new model, the discrete-average model, was
presented. This model samples the average state in order to
determine the output voltage expression. The duty cycle control
determines the selection of the proper sampling point. Conse-
quently, the output voltage expressions for the constant fre-
quency and constant TOFF duty cycle control are different from
that of the constant TON control. The power stage model selec-
tion is therefore dependent on the duty cycle control. The
discrete-average model points out the excessive phase delay of
,M
a
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the power stage model when the constant frequency or constant
TOFF duty cycle is used, compared with the constant T ON duty
cycle control. The insight that is gained from the analysis
provided by this model enables judicious selection of a duty
cycle controller.
In Chapter V the discrete-average model was extended to
include the load disturbance as an input. The circuit models
for the buck, boost, and buck/boost converters with constant
frequency control were derived. A canonical circuit model that
preserves the input, output, and state variable properties of
the converter was presented for the buck, boost, and buck/boost
converters with the constant frequency, constant T OFF and constant
TON control schemes. Also, the transfer functions for each
converter with each type of control were presented.
Chapter VI essentially deals with the selection of the pro-
per model (average or discrete-average) and some measurement con-
cerns. The output voltage for the boost and buck/boost converters
is discontinuous, containing a double envelope with duty cycle
modulation. If the error processor (compensation) averages
these components so that all modulation components are integrated
and form an integral part of the error signal, the average model
was determined to be accurate. On the other hand, if the error
processor (compensation) was not a good lowpass filter it per-
formed only limited integration, the discrete-average model is
the better one to use.
The measurement of loop gain is often done in closed loop
L_-La
2 3 30
fashion by injecting an ac signal into an appropriate loca-
tion of the feedback loop. If the waveform at the point when
the injected signal is placed is "smooth" and well-behaved,
the measurement data are accurate. However, if the waveform
at the place where the disturbance is injected, is of a dis-
continuous fashion, then the measurement data is not accurate.
Since the output voltage of the boost and buck/boost conver-
ters was of a discontinuous fashion, the loop gain measurement
needed to be performed with great care. When the circumstances
determined tha-, the measurement was proper, the model verifi-
cation was performed by opening the loop between the compensa-
tion network (error processor) and the PWM. The loop-gain
measurement was performed with a gain and phase meter and the
measurement data then compared with the analytical predictions.
If the control loop waveforms were such that they circumvented
proper measurement of gain and phase, the model could be veri-
fied only at a particular operating point at which system insta-
bility occurs. When the error processor averaged the output
voltage, effectively smoothing out the waveform, the resulting
data provided results correlating to the average model predic-
tions. However, if the error processor provided limited inte-
gration so that the error signal was a discontinuous waveform,
the results from the inaccurate data did not correlate with the
model prediction.
'ine Oiscontinuous mode of operation was discussed in
Chapter VII. The average model derivation was presented and
,r
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the problems with generality and model derivation were point-
ed out. The discrete model is comrlex and cumbersome. Its
derivation is from [12]. However, the two models were shown
to produce virtually the same results. The discrete- average
model was applied to this mode of operation in a fashion that
was general. The process to derive the converter model was
straightforward. The expressions for the buck, boost, and
buck/boost converters were the same as the ones derived by
tre average model. The discrete-average modeling technique
was demonstrated by analyzing the Cuk converter.
In summary, a new model has been developed that is almost
as accurate as the Discrete Impulse Response Technique and is
easy to implement in circuit and state variable :Torms. This
new model, the discrete-average model has been shown to be a
function of the particular type of duty cycle control. The
proper application of this new model and the average model was
also addressed and has been. shown to be largely a function of
tiie error processor in the feedback loop. In the verification
prc^ess, it was shown that the accuracy of the measurement data
taken by a conventional technique was affected by the conditions
at which the data was collected; therefore, the model could be
erified only at the particular operating point at which system
instability occurs.
8.2 UGGESTIONS FOR FUTURE WORK
i.s discussed previously, when the error processor is not
good lowpass filter or performs only limited integration, the
{	 is
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grin and phase measurement described in Chapter VI provides
results that no longer relate to model prediction. This
situation is caused by the pulse width modulation component
in the error signal. Under this condition, the operating
point at which system instability occurs is the only means of
model verifi,:ation. i. measuremant technique is needed upon
which the pulse width modulation component i. the error signal
has no ef::ac and from which accurate data can be determines
that do correlate with the model predictions. The conventional
measurement technique uses an analog signal to perturb the
duty cycle, and under certain conditions has been determined to
be inadequate. The process of injecting a digital signal to
perturb the duty cycle should be investigated.
The error processor determines the selection of the power
stage model between average and discrete-average. For a. error
processor that provides limited integration, the discrete-average
model is the better one to use. The discrete-average model
points out the excessive pha,,,i delay of the power stage mode].
when the constant frequency or constant TOFF duty cycle control
is used, compared with the constant TON d-.ty cycle control.
Merefore, the discrete-average model provides insight from
the modeling analysis that enables careful selection of a duty
cycle controller subject to the desired system performance
characteristics. This provides a basis upon which the process
of choosing a particular type of duty - ,cle control can rye
determined.
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APPENDIX A
Detailed Expressions for the Transfer Functions of the
Average Model and Discrete/Average Model. (sections 2.2
and 5.2)
The transfer functions in the following tables have been
derived to include the parasitic effects of R R , c and 
s 
on
the average model and the discrete-average model.
A.
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Table A.3
	 Buck Converter
Transfer Function Transfer	 unction
v 0 (s) 1+RcCs iL ( s) VI 	1+(RL+Rc)Cs
d(s) V Gz	 1+----+(— (W ) 2 d(s) s •— G	 2Ri.	 1 Q+ (W )
0	 0 0	 0
vo (s) 1+R Cs iL (s)
_ D	 1+(RL+Rc)Cs
vI (s)
s DG	 c
1+-s + s 2 I(s)
-	 G --	 2
1 w	 + ( s )
0Q(wo )woQ w0
vo(s) 1+	 2w1Q1 + (w1)
^o(s) — RRG 1+	 (W )2wsQ+
0	 0
1	 RL	 R iL(s) 1+RCC s
w1	
3 CL +RC R io(s) l+ s + (w )2w
oQ	 o2	 R
Ql	 w1
	RL+RC 	L/Rc+RZC
R R	 R 	 1 RL	 R R	 R ^fG=(1+Rc/RL) / (1+Rc /RL +; (1 +
 )); 
wo: 
LC ^,+R (1+ - +, (1+ - ))
c	 - L RL 	 - L
1 RL 1 R +RL R)
Q 
wo Z+R c L +[Rc+R^(1+-C)
RL	
]CRL
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Table A.4 Boost Converter
} I	 Transfe r Funct. Transfer Funct.
=	 W
Wo	 Wo	 1
[
d (e)	 7)
v	 [
Qd-
ILL
(61)
a	 (D'-D)a
(D') Wo	 Wo
•a 	 l+
Wi
C
[ I + ^. [c
tvI
[cC
1+	 [	 --^^4 1 . (	 + 1 . )c 1e)
^, o	 e
1 ^ • +(^2
%
...
! L' a t
tole) . W) •
	 t
1+^.
Cl ^4* (^/
1 +W p+(^0	 0
•/Zr tc
Q1
^ ^ + tcC
a
#W -1	 1 +
.r-_s^.-..
LOW
ll+lC
Wo	 Wo
	
t	 t	 l	 t	 t	 l
	
G • 1 ♦ 	 1+S)	 •f^	 (1+0)(1+_i) ♦ 	 1+-.£)
AL	
I
C	 l	 t	 l
O° Z c L	 t	 c	 G7 1+ 0 ILL 
a IL )
+ (^+--L'r{ 1 +—)) C
(D •)	 D'	 (0')
M,
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V	 !
Cd - - tl+^)•
C (1 it 	 (1+-!)1
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e
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Table A.5 Buck/Boost Converter
Transfer Function
l
L (.,	 v	 1 + ILL 	!
e
2+
1 + ^.+ (L) 2
0	 0
a 1+	
c	
a
(1+-rte D'(l+	 )	 r1*=
1+-A—+ (L) 2
oo (0)
	
W1Q1	 ,,1
So(.) spl 1+^+(L)2
0	 0
!Oi lC laL + D 4 - !d
Wl
=LC 	
+ t .
a	 DR
l
1 + loco
Ql . 1.
1
L! (D , ) 2 !C + it
Cr•1+ 	 + al	 C	 C
LRL	
Q'(D' .2t y°^ , C +lc 	 LL°° +ac L^L +D + &,C (1+ 4)
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Table A.64) Constant freoumcT and constant off ciao tranafer functions. Rafar to Figure 3.4.1.
Suet Boost uet	 o
Fvi K.vl	 3(1 +	 )Lvl J
Dom_
D	 FT.vl
'4
772 "'In
L	 t\ 	 72)
X72+ 9
(D'	 (	 W12)
0	 'KV2
	
(/1 +
(D')2 'F't	 I	 'v2 )
F02
s
v1ZDI	 1 + W	 )LDl  v222 Dl r^ t s(D)
	
WLDl)
v	 a
^. S	 1, 3
up	 D1 (	 yLDl )(D')2
FD2 4 aD2 ^lt ^ ►te)CS) I	 ^	
(	 +a ) 2	 l1-32*	 1+pT^-)CS) v	 Ls,(D^^ 4 lt(aL+ad I3)
FI1
S	 S	 2
LKu1 1+ ^1Q1 + (mil) )
l
77^
( 1t L S) a^//	 L	 aD1^ (BSIl tS D (1t^)K/2)
►12 -(1 • IeCB) -	 (1 +sea)
L
- D 	 L_2u +arcs)IS
1 +-0t+ a ILL (i L)
G 
(1 + 0)(L + p ) 
+ (]	 (1 + ^)
:rota: K ' S are defined is Table A.7, wand Q are deflaed in Table A.9, w1Q1 are deflnsd in Table ►.10
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Duck	 Boost Duck/Roost
R
1 + -^
RL
1
I KLV, Kc	 Rt	 R 
1
Rc	 RZ	 R Ac	 RS	 Ac
1+ —+— t1 •—)RL	 RL	 RL i*T+—T—(1+AD RL	 RL 1+r+	 (1+—)D RL	 RL(D') I(D')`RL
R Rc
1+ 1+—rte
KW1 rev: R	 R	 R R	
11
	
R
D RL	 (D')	 RL D RL 	 (D') 1 ILL	RL
1 + 1 +
^2 KLVl
RL RL
R
RL	 Ac )1 + T +	 (1 +D RL
- ILL	 'L'W)
1 + —T^ +	 $	 + ^)
%
	 (D')' XL
	 RL
Rc )
I
(1 * .i	 +	 RS(1 + I
AA^I
Kul KLV1 1 ' pT(1 +
RL	 RL
(RS
	 RL_ N
RS	
R
1 +T +	 gc
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rti 	R 	 AR
+
ILL 
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I	
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(D') ` RL 	RL
R	 R (I+ RL+D'%i I
%2 KLvl (1 + -1)( ' + k R	 R	 R	 2
S ))(1	 T +	 ,	 (1 + R
1.L	 (D')	 RL
R	 R
1 +	 +
KLI1 KLVI
L L	
L
AR	 R KC	
S^--(I1 + _rR	 +	 + E)DRL	 (D') 1RL	RL Rc )I + pT- +	 ,	 (1 +RL	 (D')'RL	 RL
R	 R	 RA
D	 D
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KUVl
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APFE:NDIX B
Examples comparing the Discrete Model and
the Average Model in tAe Discontinuous Mode. (sec. 7.4)
Three examples are shown. For each example the load,
frequenc y and energy storage inductance are varied. In each
example the average model and discrete model produce similar
results.
The first example is of the buc converter with the
f.il low ing numerical values (see Fi_, ►re 1.1.1.)
R
	
o s , L - 1000 tl h. R	 . 0344. c - 455 u f ,
c
K, - 150 , V - 20 v, V
	
L.	
1	 40^^ v , t
p	
50 ^i s .
^^
	
Figures	 B.1 - b.0	 show that  there is vertuall y no dife
ferellCe in LIAC average model and the discrete model.
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Figure 3.2 Phase plot vary ing the load.
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Figure B.3 Gain plot varying the frequency.
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Figure B.4 Phase plot varying the frequency.
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Figure B.5 Gain plot vary ing the inductance.
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iThe second example is the buck/boost converter with the
following numerical examples (refer to Fig. 1.1.1.):
R	 0. a
s
R	 0. n
c
C = 12uf
RL	225 sI
N = Np	 s
V =10. v
0
VI=60v
L	 3. 5 mh
T	 100 u s
Figures B.7 - B.12 show virtually no difference between the
two models.
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The third example is tr
following numerical values
R = 0.aS
Rc = .05 a
C = 700 of
RL = 160 R
Np=Ns
V =28v0
VI=20v
L = 220 ph
T = 37.5 us
Figures B.13 - B.18 show virtual?.y no difference between the
two models.
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Figure B.:3 Gain plot varying the load.
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Figure B.16 Phase plot varying the frequency.
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